From 88607a4b1002ed6acc7f316f274feea2fd861095 Mon Sep 17 00:00:00 2001
From: Elyes HAOUAS <ehaouas@noos.fr>
Date: Fri, 5 Oct 2018 10:36:45 +0200
Subject: src: Use tabs for indentation

Change-Id: I6b40aaf5af5d114bbb0cd227dfd50b0ee19eebba
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/28934
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/soc/intel/skylake/acpi/dptf/thermal.asl | 40 ++++++++++++++---------------
 src/soc/intel/skylake/acpi/xhci.asl         |  4 +--
 2 files changed, 22 insertions(+), 22 deletions(-)

(limited to 'src/soc/intel/skylake/acpi')

diff --git a/src/soc/intel/skylake/acpi/dptf/thermal.asl b/src/soc/intel/skylake/acpi/dptf/thermal.asl
index f99b7c3fc7..9798798504 100644
--- a/src/soc/intel/skylake/acpi/dptf/thermal.asl
+++ b/src/soc/intel/skylake/acpi/dptf/thermal.asl
@@ -266,34 +266,34 @@ Device (TSR1)
 
 #ifdef DPTF_ENABLE_FAN_CONTROL
 #ifdef DPTF_TSR1_ACTIVE_AC0
-        Method (_AC0)
-        {
-                Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC0))
-        }
+	Method (_AC0)
+	{
+		Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC0))
+	}
 #endif
 #ifdef DPTF_TSR1_ACTIVE_AC1
-        Method (_AC1)
-        {
-                Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC1))
-        }
+	Method (_AC1)
+	{
+		Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC1))
+	}
 #endif
 #ifdef DPTF_TSR1_ACTIVE_AC2
-        Method (_AC2)
-        {
-                Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC2))
-        }
+	Method (_AC2)
+	{
+		Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC2))
+	}
 #endif
 #ifdef DPTF_TSR1_ACTIVE_AC3
-        Method (_AC3)
-        {
-                Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC3))
-        }
+	Method (_AC3)
+	{
+		Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC3))
+	}
 #endif
 #ifdef DPTF_TSR1_ACTIVE_AC4
-        Method (_AC4)
-        {
-                Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC4))
-        }
+	Method (_AC4)
+	{
+		Return (\_SB.DPTF.CTOK (DPTF_TSR1_ACTIVE_AC4))
+	}
 #endif
 #endif
 }
diff --git a/src/soc/intel/skylake/acpi/xhci.asl b/src/soc/intel/skylake/acpi/xhci.asl
index 29367de6dd..a23d78abd9 100644
--- a/src/soc/intel/skylake/acpi/xhci.asl
+++ b/src/soc/intel/skylake/acpi/xhci.asl
@@ -195,8 +195,8 @@ Device (XHCI)
 		Store (3, ^UPSW)
 
 		/* Enable d3hot and SS link trunk clock gating */
-                Store(One, ^D3HE)
-                Store(One, ^STGE)
+		Store(One, ^D3HE)
+		Store(One, ^STGE)
 
 		/* Now put device in D3 */
 		Store (3, Local0)
-- 
cgit v1.2.3