From 424467c2a38303a697a3f6f1cb9cdc6e397e4b2b Mon Sep 17 00:00:00 2001
From: Felix Singer <felixsinger@posteo.net>
Date: Mon, 12 Oct 2020 19:51:02 +0000
Subject: soc/intel/skylake: Add chipset devicetree
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Set most of the devices to off to keep current behaviour.

Change-Id: Ic4dbd965c84c3679e42a181dea0e7e618c12fb97
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/46314
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
---
 src/soc/intel/skylake/Kconfig | 4 ++++
 1 file changed, 4 insertions(+)

(limited to 'src/soc/intel/skylake/Kconfig')

diff --git a/src/soc/intel/skylake/Kconfig b/src/soc/intel/skylake/Kconfig
index ba3af84fc7..314a08bc82 100644
--- a/src/soc/intel/skylake/Kconfig
+++ b/src/soc/intel/skylake/Kconfig
@@ -282,6 +282,10 @@ config SOC_INTEL_COMMON_LPSS_UART_CLK_N_VAL
 	hex
 	default 0xc35
 
+config CHIPSET_DEVICETREE
+	string
+	default "soc/intel/skylake/chipset.cb"
+
 config IFD_CHIPSET
 	string
 	default "sklkbl"
-- 
cgit v1.2.3