From ce9e21a0ea78039d80838071f9514c6a2ddaa8bc Mon Sep 17 00:00:00 2001 From: Lee Leahy Date: Sun, 5 Jun 2016 18:48:31 -0700 Subject: soc/intel/quark: Add C bootblock Add a bootblock which builds with C_ENVIRONMENT_BOOTBLOCK selected. This is the first piece in supporting FSP 2.0. Move esraminit from romstage into the bootblock. Replace cache_as_ram with car_stage_entry.S and code in romstage.c TEST=Build and run on Galileo Gen2 Change-Id: I14d2af2adb6e75d4bff1ebfb863196df04d07daf Signed-off-by: Lee Leahy Reviewed-on: https://review.coreboot.org/15132 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin --- src/soc/intel/quark/bootblock/esram_init.S | 539 +++++++++++++++++++++++++++++ 1 file changed, 539 insertions(+) create mode 100644 src/soc/intel/quark/bootblock/esram_init.S (limited to 'src/soc/intel/quark/bootblock/esram_init.S') diff --git a/src/soc/intel/quark/bootblock/esram_init.S b/src/soc/intel/quark/bootblock/esram_init.S new file mode 100644 index 0000000000..f3852c4800 --- /dev/null +++ b/src/soc/intel/quark/bootblock/esram_init.S @@ -0,0 +1,539 @@ +/** @file + * + * Copyright (C) 2015-2016, Intel Corporation + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * + * * Redistributions of source code must retain the above copyright notice, this + * list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * * Neither the name of Intel Corporation nor the names of its contributors may + * be used to endorse or promote products derived from this software without + * specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE + * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF + * THE POSSIBILITY OF SUCH DAMAGE. + * +**/ + +#include +#include +#include +#include + +.macro RET32 + jmp *%esp +.endm + +/* ROM/SPI/MEMORY Definitions */ +.equ QUARK_DDR3_MEM_BASE_ADDRESS, (0x000000000) /* Memory Base Address = 0 */ +.equ QUARK_MAX_DDR3_MEM_SIZE_BYTES, (0x80000000) /* DDR3 Memory Size = 2GB */ +.equ QUARK_ESRAM_MEM_BASE_ADDRESS, (QUARK_DDR3_MEM_BASE_ADDRESS \ + + QUARK_MAX_DDR3_MEM_SIZE_BYTES) /* eSRAM Memory above DDR3 */ +.equ QUARK_ESRAM_MEM_SIZE_BYTES, (0x00080000) /* eSRAM Memory Size = 512K */ +.equ QUARK_STACK_SIZE_BYTES, (0x008000) /* Quark stack size = 32K */ +.equ QUARK_STACK_BASE_ADDRESS, (QUARK_ESRAM_MEM_BASE_ADDRESS \ + + QUARK_ESRAM_MEM_SIZE_BYTES \ + - QUARK_STACK_SIZE_BYTES) /* Top of eSRAM - stack size */ +.equ QUARK_CMH_SIZE_BYTES, (0x0400) /* Quark Module Header size */ +.equ QUARK_ESRAM_STAGE1_BASE_ADDRESS, (QUARK_ESRAM_MEM_BASE_ADDRESS \ + + QUARK_CMH_SIZE_BYTES) /* Start of Stage1 code in eSRAM */ + +/* RTC/CMOS definitions */ +.equ RTC_INDEX, (0x70) +.equ NMI_DISABLE, (0x80) /* Bit7=1 disables NMI */ +.equ RTC_DATA, (0x71) + +/* PCI Configuration definitions (Datasheet 5.5.1) */ +.equ PCI_CFG, (0x80000000) /* PCI configuration access mechanism */ +.equ PCI_ADDRESS_PORT, (0xCF8) +.equ PCI_DATA_PORT, (0xCFC) + +/* Quark PCI devices */ +.equ HOST_BRIDGE_PFA, (0 << 11) /* B0:D0:F0 (Host Bridge) */ +.equ ILB_PFA, (0x1F << 11) /* B0:D31:F0 (Legacy Block) */ + +/* ILB PCI Config Registers */ +.equ BDE, (0x0D4) /* BIOS Decode Enable register */ +.equ DECODE_ALL_REGIONS_ENABLE, (0xFF000000) /* Decode all BIOS ranges */ + +/* iLB Reset Register */ +.equ ILB_RESET_REG, (0x0CF9) +.equ CF9_WARM_RESET, (0x02) +.equ CF9_COLD_RESET, (0x08) + +/* Memory Arbiter Config Registers */ +.equ AEC_CTRL_OFFSET, (0x00) + +/* Host Bridge Config Registers */ +.equ HMBOUND_OFFSET, (0x08) +.equ HMBOUND_ADDRESS, (QUARK_DDR3_MEM_BASE_ADDRESS \ + + QUARK_MAX_DDR3_MEM_SIZE_BYTES + QUARK_ESRAM_MEM_SIZE_BYTES) +.equ HECREG_OFFSET, (0x09) +.equ EC_BASE, (0xE0000000) +.equ EC_ENABLE, (0x01) + +/* Memory Manager Config Registers */ +.equ ESRAM_ADDRESS_2G, (0x10000080) +.equ BIMRVCTL_OFFSET, (0x19) +.equ ENABLE_IMR_INTERRUPT, (0x80000000) + +/* SOC UNIT Debug Registers */ +.equ CFGSTICKY_W1_OFFSET, (0x50) +.equ FORCE_COLD_RESET, (0x00000001) +.equ CFGSTICKY_RW_OFFSET, (0x51) +.equ RESET_FOR_ESRAM_LOCK, (0x00000020) +.equ RESET_FOR_HMBOUND_LOCK, (0x00000040) +.equ CFGNONSTICKY_W1_OFFSET, (0x52) +.equ FORCE_WARM_RESET, (0x00000001) + + .global bootblock_save_bist_and_timestamp + +bootblock_save_bist_and_timestamp: + + /* eax: Low 32-bits of timestamp + * ebx: BIST result + * ebp: return address + * edx: High 32-bits of timestamp + */ + + /* No values to save since Quark does not generate a BIST value + * and the timestamp is not saved since future expansion in + * bootblock_crt0.S could use ebp and edi. This code prevents + * the use of the MMx registers by the default implementation. + */ + jmp *%ebp + + .global bootblock_pre_c_entry + +bootblock_pre_c_entry: + + /* Get the timestamp since value from bootblock_crt0.S was discarded */ + rdtsc + movl %eax, %ebp + movl %edx, %edi + + /* Registers: + * ebp: Low 32-bits of timestamp + * edi: High 32-bits of timestamp + */ + +setup_esram: + /* Ensure cache is disabled. */ + movl %cr0, %eax + orl $(CR0_CD | CR0_NW), %eax + invd + movl %eax, %cr0 + + /* + * Disable NMI operation + * Good convention suggests you should read back RTC data port after + * accessing the RTC index port. + */ + movb $(NMI_DISABLE), %al + movw $(RTC_INDEX), %dx + outb %al, %dx + movw $(RTC_DATA), %dx + inb %dx, %al + + /* Disable SMI (Disables SMI wire, not SMI messages) */ + movl $((QUARK_OPCODE_READ << QNC_MCR_OP_OFFSET) \ + | (QUARK_NC_HOST_BRIDGE_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (QNC_MSG_FSBIC_REG_HMISC << QNC_MCR_REG_OFFSET)), %ecx + leal L1, %esp + jmp stackless_SideBand_Read +L1: + andl $(~SMI_EN), %eax + movl $((QUARK_OPCODE_WRITE << QNC_MCR_OP_OFFSET) \ + | (QUARK_NC_HOST_BRIDGE_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (QNC_MSG_FSBIC_REG_HMISC << QNC_MCR_REG_OFFSET)), %ecx + leal L2, %esp + jmp stackless_SideBand_Write +L2: + + /* + * Before we get going, check SOC Unit Registers to see if we are + * required to issue a warm/cold reset + */ + movl $((QUARK_ALT_OPCODE_READ << QNC_MCR_OP_OFFSET) \ + | (QUARK_SCSS_SOC_UNIT_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (CFGNONSTICKY_W1_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L3, %esp + jmp stackless_SideBand_Read +L3: + andl $(FORCE_WARM_RESET), %eax + jz TestForceColdReset /* No warm reset - branch */ + jmp IssueWarmReset + +TestForceColdReset: + movl $((QUARK_ALT_OPCODE_READ << QNC_MCR_OP_OFFSET) \ + | (QUARK_SCSS_SOC_UNIT_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (CFGNONSTICKY_W1_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L4, %esp + jmp stackless_SideBand_Read +L4: + andl $(FORCE_COLD_RESET), %eax + jz TestHmboundLock /* No cold reset - branch */ + jmp IssueColdReset + + /* Before setting HMBOUND, check it's not locked */ +TestHmboundLock: + movl $((QUARK_OPCODE_READ << QNC_MCR_OP_OFFSET) \ + | (QUARK_NC_HOST_BRIDGE_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (HMBOUND_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L5, %esp + jmp stackless_SideBand_Read +L5: + andl $(HMBOUND_LOCK), %eax + jz ConfigHmbound /* Good configuration - branch */ + + /* Failed to config - store sticky bit debug */ + movl $((QUARK_ALT_OPCODE_READ << QNC_MCR_OP_OFFSET) \ + | (QUARK_SCSS_SOC_UNIT_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (CFGSTICKY_RW_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L6, %esp + jmp stackless_SideBand_Read +L6: + orl $(RESET_FOR_HMBOUND_LOCK), %eax + movl $((QUARK_ALT_OPCODE_WRITE << QNC_MCR_OP_OFFSET) \ + | (QUARK_SCSS_SOC_UNIT_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (CFGSTICKY_RW_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L7, %esp + jmp stackless_SideBand_Write +L7: + jmp IssueWarmReset + + /* Set up the HMBOUND register */ +ConfigHmbound: + movl $(HMBOUND_ADDRESS), %eax /* Data (Set HMBOUND location) */ + movl $((QUARK_OPCODE_WRITE << QNC_MCR_OP_OFFSET) \ + | (QUARK_NC_HOST_BRIDGE_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (HMBOUND_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L8, %esp + jmp stackless_SideBand_Write +L8: + + /* + * Enable interrupts to Remote Management Unit when a IMR/SMM/HMBOUND + * violation occurs. + */ + movl $(ENABLE_IMR_INTERRUPT), %eax /* Set interrupt enable mask */ + movl $((QUARK_OPCODE_WRITE << QNC_MCR_OP_OFFSET) \ + | (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (BIMRVCTL_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L9, %esp + jmp stackless_SideBand_Write +L9: + + /* Move eSRAM memory to 2GB */ + movl $(ESRAM_ADDRESS_2G), %eax /* Data (Set eSRAM location) */ + movl $((QUARK_OPCODE_WRITE << QNC_MCR_OP_OFFSET) \ + | (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (QUARK_NC_MEMORY_MANAGER_ESRAMPGCTRL_BLOCK \ + << QNC_MCR_REG_OFFSET)), %ecx + leal L10, %esp + jmp stackless_SideBand_Write +L10: + + /* Check that we're not blocked from setting the config that we want. */ + movl $((QUARK_OPCODE_READ << QNC_MCR_OP_OFFSET) \ + | (QUARK_NC_MEMORY_MANAGER_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (QUARK_NC_MEMORY_MANAGER_ESRAMPGCTRL_BLOCK \ + << QNC_MCR_REG_OFFSET)), %ecx + leal L11, %esp + jmp stackless_SideBand_Read +L11: + andl $(BLOCK_ENABLE_PG), %eax + jnz ConfigPci /* Good configuration - branch */ + + /* Failed to config - store sticky bit debug */ + movl $((QUARK_ALT_OPCODE_READ << QNC_MCR_OP_OFFSET) \ + | (QUARK_SCSS_SOC_UNIT_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (CFGSTICKY_RW_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L12, %esp + jmp stackless_SideBand_Read +L12: + orl $(RESET_FOR_ESRAM_LOCK), %eax + movl $((QUARK_ALT_OPCODE_WRITE << QNC_MCR_OP_OFFSET) \ + | (QUARK_SCSS_SOC_UNIT_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (CFGSTICKY_RW_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L13, %esp + jmp stackless_SideBand_Write +L13: + jmp IssueWarmReset + + /* Enable PCIEXBAR */ +ConfigPci: + movl $(EC_BASE + EC_ENABLE), %eax /* Data */ + movl $((QUARK_OPCODE_WRITE << QNC_MCR_OP_OFFSET) \ + | (QUARK_NC_MEMORY_ARBITER_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (AEC_CTRL_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L14, %esp + jmp stackless_SideBand_Write +L14: + + movl $(EC_BASE + EC_ENABLE), %eax /* Data */ + movl $((QUARK_OPCODE_WRITE << QNC_MCR_OP_OFFSET) \ + | (QUARK_NC_HOST_BRIDGE_SB_PORT_ID << QNC_MCR_PORT_OFFSET) \ + | (HECREG_OFFSET << QNC_MCR_REG_OFFSET)), %ecx + leal L15, %esp + jmp stackless_SideBand_Write +L15: + + /* Open up full 8MB SPI decode */ + movl $(PCI_CFG | ILB_PFA | BDE), %ebx /* PCI config address */ + movl $(DECODE_ALL_REGIONS_ENABLE), %eax + leal L16, %esp + jmp stackless_PCIConfig_Write +L16: + + jmp esram_init_done + +IssueWarmReset: + /* Issue Warm Reset request to Remote Management Unit via iLB */ + movw $(CF9_WARM_RESET), %ax + movw $(ILB_RESET_REG), %dx + outw %ax, %dx + jmp . /* Stay here until we are reset. */ + +IssueColdReset: + /* Issue Cold Reset request to Remote Management Unit via iLB */ + movw $(CF9_COLD_RESET), %ax + movw $(ILB_RESET_REG), %dx + outw %ax, %dx + jmp . /* Stay here until we are reset. */ + +/* + *---------------------------------------------------------------------------- + * + * Procedure: stackless_SideBand_Read + * + * Input: esp - return address + * ecx[15:8] - Register offset + * ecx[23:16] - Port ID + * ecx[31:24] - Opcode + * + * Output: eax - Data read + * + * Destroys: eax + * ebx + * cl + * esi + * + * Description: + * Perform requested sideband read + *---------------------------------------------------------------------------- + */ + +stackless_SideBand_Read: + + movl %esp, %esi /* Save the return address */ + + /* Load the SideBand Packet Register to generate the transaction */ + movl $(PCI_CFG | HOST_BRIDGE_PFA | QNC_ACCESS_PORT_MCR), %ebx + movb $QNC_MCR_BYTE_ENABLES, %cl /* Set all Byte Enable bits */ + xchgl %ecx, %eax + leal L17, %esp + jmp stackless_PCIConfig_Write +L17: + xchgl %ecx, %eax + + /* Read the SideBand Data Register */ + movl $(PCI_CFG | HOST_BRIDGE_PFA | (QNC_ACCESS_PORT_MDR)), %ebx + leal L18, %esp + jmp stackless_PCIConfig_Read +L18: + + movl %esi, %esp /* Restore the return address */ + RET32 + +/* + *---------------------------------------------------------------------------- + * + * Procedure: stackless_SideBand_Write + * + * Input: esp - return address + * eax - Data + * ecx[15:8] - Register offset + * ecx[23:16] - Port ID + * ecx[31:24] - Opcode + * + * Output: None + * + * Destroys: ebx + * cl + * esi + * + * Description: + * Perform requested sideband write + * + *---------------------------------------------------------------------------- + */ + +stackless_SideBand_Write: + + movl %esp, %esi /* Save the return address */ + + /* Load the SideBand Data Register with the data */ + movl $(PCI_CFG | HOST_BRIDGE_PFA | QNC_ACCESS_PORT_MDR), %ebx + leal L19, %esp + jmp stackless_PCIConfig_Write +L19: + + /* Load the SideBand Packet Register to generate the transaction */ + movl $(PCI_CFG | HOST_BRIDGE_PFA | QNC_ACCESS_PORT_MCR), %ebx + movb $QNC_MCR_BYTE_ENABLES, %cl /* Set all Byte Enable bits */ + xchgl %ecx, %eax + leal L20, %esp + jmp stackless_PCIConfig_Write +L20: + xchgl %ecx, %eax + + movl %esi, %esp /* Restore the return address */ + RET32 + +/* + *---------------------------------------------------------------------------- + * + * Procedure: stackless_PCIConfig_Write + * + * Input: esp - return address + * eax - Data to write + * ebx - PCI Config Address + * + * Output: None + * + * Destroys: dx + * + * Description: + * Perform a DWORD PCI Configuration write + * + *---------------------------------------------------------------------------- + */ + +stackless_PCIConfig_Write: + + /* Write the PCI Config Address to the address port */ + xchgl %ebx, %eax + movw $(PCI_ADDRESS_PORT), %dx + outl %eax, %dx + xchgl %ebx, %eax + + /* Write the PCI DWORD Data to the data port */ + movw $(PCI_DATA_PORT), %dx + outl %eax, %dx + + RET32 + +/* + *---------------------------------------------------------------------------- + * + * Procedure: stackless_PCIConfig_Read + * + * Input: esp - return address + * ebx - PCI Config Address + * + * Output: eax - Data read + * + * Destroys: eax + * dx + * + * Description: + * Perform a DWORD PCI Configuration read + * + *---------------------------------------------------------------------------- + */ + +stackless_PCIConfig_Read: + + /* Write the PCI Config Address to the address port */ + xchgl %ebx, %eax + movw $(PCI_ADDRESS_PORT), %dx + outl %eax, %dx + xchgl %ebx, %eax + + /* Read the PCI DWORD Data from the data port */ + movw $(PCI_DATA_PORT), %dx + inl %dx, %eax + + RET32 + +/*----------------------------------------------------------------------------*/ + +esram_init_done: + +#if IS_ENABLED(CONFIG_ENABLE_DEBUG_LED) +sd_led: + + /* Set the SDIO controller's base address */ + movl $(SD_BASE_ADDR), %eax + movl $(SD_CFG_ADDR), %ebx + leal L40, %esp + jmp stackless_PCIConfig_Write + +L40: + movl $(SD_CFG_ADDR), %ebx + leal L41, %esp + jmp stackless_PCIConfig_Read + +L41: + /* Enable the SDIO controller */ + movl $(SD_CFG_CMD), %ebx + leal L42, %esp + jmp stackless_PCIConfig_Read + +L42: + orl $2, %eax + movl $(SD_CFG_CMD), %ebx + leal L43, %esp + jmp stackless_PCIConfig_Write + +L43: + movl $(SD_CFG_CMD), %ebx + leal L44, %esp + jmp stackless_PCIConfig_Read + +L44: +#if IS_ENABLED(CONFIG_ENABLE_DEBUG_LED_ESRAM) + /* Turn on SD LED to indicate ESRAM successfully initialized */ + movl $SD_HOST_CTRL, %ebx + movb 0(%ebx), %al + orb $1, %al + movb %al, 0(%ebx) + + /* Loop forever */ + jmp . +#endif /* CONFIG_ENABLE_DEBUG_LED_ESRAM */ +#endif /* CONFIG_ENABLE_DEBUG_LED */ + + /* Registers: + * ebp: Low 32-bits of timestamp + * edi: High 32-bits of timestamp + */ + + /* Setup bootblock stack */ + movl $_car_stack_end, %esp + +before_carstage: + post_code(0x2b) + + /* Get the timestamp passed in bootblock_crt0.S */ + push %edi + push %ebp + + /* We can call into C functions now */ + call bootblock_main_with_timestamp + + /* Never reached */ -- cgit v1.2.3