From da7ffb48b2c84191b29dca41e6cdce5eb05524a1 Mon Sep 17 00:00:00 2001
From: Ronak Kanabar <ronak.kanabar@intel.com>
Date: Tue, 5 Feb 2019 01:51:13 +0530
Subject: soc/intel/common: Include cometlake PCH IDs

Add cometlake specific PCH IDs

Change-Id: I18dda48cee29213aa66c0ccddf3da31f0f489d2f
Signed-off-by: Ronak Kanabar <ronak.kanabar@intel.com>
Reviewed-on: https://review.coreboot.org/c/31234
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
---
 src/soc/intel/common/block/sram/sram.c | 1 +
 1 file changed, 1 insertion(+)

(limited to 'src/soc/intel/common/block/sram/sram.c')

diff --git a/src/soc/intel/common/block/sram/sram.c b/src/soc/intel/common/block/sram/sram.c
index 507ff58dbb..720b736904 100644
--- a/src/soc/intel/common/block/sram/sram.c
+++ b/src/soc/intel/common/block/sram/sram.c
@@ -50,6 +50,7 @@ static const unsigned short pci_device_ids[] = {
 	PCI_DEVICE_ID_INTEL_APL_SRAM,
 	PCI_DEVICE_ID_INTEL_GLK_SRAM,
 	PCI_DEVICE_ID_INTEL_ICL_SRAM,
+	PCI_DEVICE_ID_INTEL_CMP_SRAM,
 	0,
 };
 
-- 
cgit v1.2.3