From d579199f968c88bdbb7e907f6e683d829215eeac Mon Sep 17 00:00:00 2001 From: Subrata Banik Date: Wed, 29 Mar 2017 14:07:46 +0530 Subject: soc/intel/common/block: Add Intel common PCR support IOSF_SB message space is used to access registers mapped on IOSF-SB. These registers include uncore CRs (configuration registers) and chipset specific registers. The Private Configuration Register (PCR) space is accessed on IOSF-SB using destination ID also known as Port ID. Access to IOSF-SB by the Host or System Agent is possible over PSF via the Primary to Sideband Bridge (P2SB). P2SB will forward properly formatted register access requests as CRRd and CRWr request via IOSF-SB. Change-Id: I78526a86b6d10f226570c08050327557e0bb2c78 Signed-off-by: Subrata Banik Reviewed-on: https://review.coreboot.org/18669 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin --- .../intel/common/block/include/intelblocks/pcr.h | 45 ++++++++++++++++++++++ 1 file changed, 45 insertions(+) create mode 100644 src/soc/intel/common/block/include/intelblocks/pcr.h (limited to 'src/soc/intel/common/block/include') diff --git a/src/soc/intel/common/block/include/intelblocks/pcr.h b/src/soc/intel/common/block/include/intelblocks/pcr.h new file mode 100644 index 0000000000..cfe0015f70 --- /dev/null +++ b/src/soc/intel/common/block/include/intelblocks/pcr.h @@ -0,0 +1,45 @@ +/* + * This file is part of the coreboot project. + * + * Copyright 2017 Intel Corporation. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#ifndef SOC_INTEL_COMMON_BLOCK_PCR_H +#define SOC_INTEL_COMMON_BLOCK_PCR_H + +/* Port Id lives in bits 23:16 and register offset lives in 15:0 of address. */ +#define PCR_PORTID_SHIFT 16 + +#if !defined(__ACPI__) +#include + +uint32_t pcr_read32(uint8_t pid, uint16_t offset); +uint16_t pcr_read16(uint8_t pid, uint16_t offset); +uint8_t pcr_read8(uint8_t pid, uint16_t offset); +void pcr_write32(uint8_t pid, uint16_t offset, uint32_t indata); +void pcr_write16(uint8_t pid, uint16_t offset, uint16_t indata); +void pcr_write8(uint8_t pid, uint16_t offset, uint8_t indata); +void pcr_rmw32(uint8_t pid, uint16_t offset, uint32_t anddata, + uint32_t ordata); +void pcr_rmw16(uint8_t pid, uint16_t offset, uint16_t anddata, + uint16_t ordata); +void pcr_rmw8(uint8_t pid, uint16_t offset, uint8_t anddata, + uint8_t ordata); +void pcr_or32(uint8_t pid, uint16_t offset, uint32_t ordata); +void pcr_or16(uint8_t pid, uint16_t offset, uint16_t ordata); +void pcr_or8(uint8_t pid, uint16_t offset, uint8_t ordata); + +/* Get the starting address of the port's registers. */ +void *pcr_reg_address(uint8_t pid, uint16_t offset); +#endif /* if !defined(__ACPI__) */ + +#endif /* SOC_INTEL_COMMON_BLOCK_PCR_H */ -- cgit v1.2.3