From 9bb684a0ec1f3c1a276ec6d7a9e83b5b75aa6350 Mon Sep 17 00:00:00 2001
From: Lijian Zhao <lijian.zhao@intel.com>
Date: Mon, 30 Oct 2017 17:03:06 -0700
Subject: soc/intel/cannonlake: Install common i2c

Add common i2c support for cannonlake.

TEST=N/A

Change-Id: I5c60b0579f9e6050308896dcb13dda0bbb724d2b
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
Reviewed-on: https://review.coreboot.org/22238
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/soc/intel/cannonlake/chip.h | 6 ++++++
 1 file changed, 6 insertions(+)

(limited to 'src/soc/intel/cannonlake/chip.h')

diff --git a/src/soc/intel/cannonlake/chip.h b/src/soc/intel/cannonlake/chip.h
index 9117d13ed6..9d6f594e87 100644
--- a/src/soc/intel/cannonlake/chip.h
+++ b/src/soc/intel/cannonlake/chip.h
@@ -19,6 +19,7 @@
 #define _SOC_CHIP_H_
 
 #include <intelblocks/gspi.h>
+#include <intelblocks/lpss_i2c.h>
 #include <stdint.h>
 #include <soc/pch.h>
 #include <soc/gpio_defs.h>
@@ -27,6 +28,8 @@
 #include <soc/usb.h>
 #include <soc/vr_config.h>
 
+#define CANNONLAKE_I2C_DEV_MAX	6
+
 struct soc_intel_cannonlake_config {
 	/* GSPI */
 	struct gspi_cfg gspi[CONFIG_SOC_INTEL_COMMON_BLOCK_GSPI_MAX];
@@ -250,6 +253,9 @@ struct soc_intel_cannonlake_config {
 
 	/* GPIO SD card detect pin */
 	unsigned int sdcard_cd_gpio;
+
+	/* I2C bus configuration */
+	struct lpss_i2c_bus_config i2c[CANNONLAKE_I2C_DEV_MAX];
 };
 
 typedef struct soc_intel_cannonlake_config config_t;
-- 
cgit v1.2.3