From 780a1c44e190427522ee27e887b2a9ab692eb594 Mon Sep 17 00:00:00 2001 From: Nick Vaccaro Date: Fri, 22 Dec 2017 22:50:57 -0800 Subject: soc/intel/cannonlake: provide LPDDR4 memory init Instead of having the mainboards duplicate logic surrounding LPDDR4 initialization provide helpers to do the heavy lifting. It also handles the quirks of the FSP configuration which allows the mainboard porting to focus on the schematic/design. BUG=b:64395641 BRANCH=None TEST=Verify "./util/abuild/abuild -p none -t google/zoombini -x -a" compiles successfully. Change-Id: I4a43ea121e663b866eaca3930eca61f30bb52834 Signed-off-by: Nick Vaccaro Reviewed-on: https://review.coreboot.org/22204 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth --- src/soc/intel/cannonlake/Kconfig | 4 ++++ 1 file changed, 4 insertions(+) (limited to 'src/soc/intel/cannonlake/Kconfig') diff --git a/src/soc/intel/cannonlake/Kconfig b/src/soc/intel/cannonlake/Kconfig index a19a371374..715cdf4ebb 100644 --- a/src/soc/intel/cannonlake/Kconfig +++ b/src/soc/intel/cannonlake/Kconfig @@ -131,6 +131,10 @@ config CPU_BCLK_MHZ int default 100 +config SOC_INTEL_CANNONLAKE_LPDDR4_INIT + bool + default n + config SOC_INTEL_COMMON_LPSS_CLOCK_MHZ int default 120 -- cgit v1.2.3