From 9604474d4cdd8577807d86b04892f60598905abf Mon Sep 17 00:00:00 2001
From: Kane Chen <kane.chen@intel.com>
Date: Wed, 1 Oct 2014 13:22:52 +0800
Subject: broadwell: enable PCIe endpoint CLK power management
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

BUG=chrome-os-partner:31424
BRANCH=none
TEST=build only, due to I don't have broadwell system with wifi to test
     need somebody help me to verify
Change-Id: I52360176e135ea7f01cc67a926be4870265f57d1
Signed-off-by: Kane Chen <kane.chen@intel.com>
Reviewed-on: https://chromium-review.googlesource.com/220743
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: http://review.coreboot.org/8448
Tested-by: build bot (Jenkins)
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
---
 src/soc/intel/broadwell/Kconfig | 1 +
 1 file changed, 1 insertion(+)

(limited to 'src/soc/intel/broadwell')

diff --git a/src/soc/intel/broadwell/Kconfig b/src/soc/intel/broadwell/Kconfig
index 5d84dbe21f..c14766343d 100644
--- a/src/soc/intel/broadwell/Kconfig
+++ b/src/soc/intel/broadwell/Kconfig
@@ -35,6 +35,7 @@ config CPU_SPECIFIC_OPTIONS
 	select PARALLEL_MP
 	select PCIEXP_ASPM
 	select PCIEXP_COMMON_CLOCK
+	select PCIEXP_CLK_PM
 	select SMM_MODULES
 	select SMM_TSEG
 	select SMP
-- 
cgit v1.2.3