From a64ef62ca4da18f0b6c8f6949c659c81fb68c418 Mon Sep 17 00:00:00 2001 From: Aaron Durbin Date: Thu, 3 Oct 2013 12:56:37 -0500 Subject: baytrail: program PUNIT memory-mapped base address Apparently there was another BAR living at 0x5c in the LPC bridge that mapped the PUNIT registers. EDS 2.0 released and this register is now documented. BUG=chrome-os-partner:23085 BRANCH=None TEST=Built and booted. Change-Id: I5892c2a14923b57826060e92b4335cb1952ea057 Signed-off-by: Aaron Durbin Reviewed-on: https://chromium-review.googlesource.com/171612 Reviewed-by: Duncan Laurie Reviewed-on: http://review.coreboot.org/4861 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer --- src/soc/intel/baytrail/romstage/romstage.c | 2 ++ 1 file changed, 2 insertions(+) (limited to 'src/soc/intel/baytrail/romstage') diff --git a/src/soc/intel/baytrail/romstage/romstage.c b/src/soc/intel/baytrail/romstage/romstage.c index 8a65f06857..f62aeac23f 100644 --- a/src/soc/intel/baytrail/romstage/romstage.c +++ b/src/soc/intel/baytrail/romstage/romstage.c @@ -74,6 +74,8 @@ static void program_base_addresses(void) pci_write_config32(lpc_dev, SBASE, reg); reg = MPHY_BASE_ADDRESS | 2; pci_write_config32(lpc_dev, MPBASE, reg); + reg = PUNIT_BASE_ADDRESS | 2; + pci_write_config32(lpc_dev, PUBASE, reg); reg = RCBA_BASE_ADDRESS | 1; pci_write_config32(lpc_dev, RCBA, reg); -- cgit v1.2.3