From 03a2353df6c494d619a5c5e483dd39c85b5ae532 Mon Sep 17 00:00:00 2001 From: Pratik Prajapati Date: Wed, 11 Oct 2017 11:45:50 -0700 Subject: soc/intel/apollolake: Add GNVS variables and include SGX ASL - Add GNVS variables for SGX - include SGX ASL if CONFIG_SOC_INTEL_COMMON_BLOCK_SGX is set - With this patch SGX ACPI device would get created and kernel SGX driver would let loaded Change-Id: I112cad3cd871082b1884787084c4cc0ebdc7d08f Signed-off-by: Pratik Prajapati Reviewed-on: https://review.coreboot.org/21965 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin --- src/soc/intel/apollolake/include/soc/nvs.h | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) (limited to 'src/soc/intel/apollolake/include') diff --git a/src/soc/intel/apollolake/include/soc/nvs.h b/src/soc/intel/apollolake/include/soc/nvs.h index 9a098003c4..dd0746b1dd 100644 --- a/src/soc/intel/apollolake/include/soc/nvs.h +++ b/src/soc/intel/apollolake/include/soc/nvs.h @@ -1,7 +1,7 @@ /* * This file is part of the coreboot project. * - * Copyright (C) 2015 Intel Corp. + * Copyright (C) 2015-2017 Intel Corp. * (Written by Lance Zhao for Intel Corp.) * * This program is free software; you can redistribute it and/or modify @@ -44,6 +44,9 @@ typedef struct global_nvs_t { uint8_t scdo; /* 0x2A - GPIO pad offset relative to the community */ uint8_t uior; /* 0x2B - UART debug controller init on S3 resume */ + uint8_t ecps; /* 0x2C - SGX Enabled status */ + uint64_t emna; /* 0x2D - 0x34 EPC base address */ + uint64_t elng; /* 0x35 - 0x3C EPC Length */ uint8_t unused[212]; /* ChromeOS specific (0x100 - 0xfff) */ -- cgit v1.2.3