From e7513e0d5c418d8f43621c1fb3818c435fa6daa5 Mon Sep 17 00:00:00 2001
From: Garrett Kirkendall <garrett.kirkendall@amd.corp-partner.google.com>
Date: Wed, 14 Mar 2018 12:01:36 -0500
Subject: soc/amd/stoneyridge: Call sb_acpi_mmio_decode()

Call function sb_acpi_mmio_decode() from bootblock_fch_early_init().
This enables decoding of the FCH ACPI MMIO regions 0xfed80000 -
0xfed81fff.  This is another step to moving AGESA out of the bootblock
for StoneyRidge

BUG=b:74586747
BRANCH=master
TEST=Build and boot on Grunt.

Change-Id: I8cf329e5cd2002b225742fefa5c1ddd2598de674
Signed-off-by: Garrett Kirkendall <garrett.kirkendall@amd.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/25161
Reviewed-by: Richard Spiegel <richard.spiegel@silverbackltd.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Martin Roth <martinroth@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/soc/amd/stoneyridge/southbridge.c | 1 +
 1 file changed, 1 insertion(+)

(limited to 'src/soc/amd/stoneyridge')

diff --git a/src/soc/amd/stoneyridge/southbridge.c b/src/soc/amd/stoneyridge/southbridge.c
index bb3157d395..e05b7dd764 100644
--- a/src/soc/amd/stoneyridge/southbridge.c
+++ b/src/soc/amd/stoneyridge/southbridge.c
@@ -559,6 +559,7 @@ void bootblock_fch_early_init(void)
 	sb_enable_rom();
 	sb_lpc_port80();
 	sb_lpc_decode();
+	sb_acpi_mmio_decode();
 }
 
 void sb_enable(device_t dev)
-- 
cgit v1.2.3