From 197a3c6cea86cb92c10c05c710dd4184c0e7ba72 Mon Sep 17 00:00:00 2001
From: Kyösti Mälkki <kyosti.malkki@gmail.com>
Date: Fri, 27 Sep 2019 14:32:20 +0300
Subject: nb/intel/x4x: Avoid x4x.h header with romcc-bootblock
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Change-Id: If8b70298bffd72d1de7f74917131d648c5fcab66
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35641
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
---
 src/northbridge/intel/x4x/bootblock.c | 5 ++++-
 1 file changed, 4 insertions(+), 1 deletion(-)

(limited to 'src/northbridge/intel/x4x/bootblock.c')

diff --git a/src/northbridge/intel/x4x/bootblock.c b/src/northbridge/intel/x4x/bootblock.c
index 1dfdf19ea4..e733287e93 100644
--- a/src/northbridge/intel/x4x/bootblock.c
+++ b/src/northbridge/intel/x4x/bootblock.c
@@ -16,7 +16,10 @@
 
 #include <device/pci_ops.h>
 #include "iomap.h"
-#include "x4x.h"
+
+/* Just re-define these instead of including x4x.h. It blows up romcc. */
+#define D0F0_PCIEXBAR_LO 0x60
+#define D0F0_PCIEXBAR_HI 0x64
 
 static void bootblock_northbridge_init(void)
 {
-- 
cgit v1.2.3