From 7adc370dc79af1aacd6f811b9b28d01d595da702 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Ky=C3=B6sti=20M=C3=A4lkki?= <kyosti.malkki@gmail.com>
Date: Tue, 7 Jan 2020 12:00:31 +0200
Subject: intel/{i945,pineview},i82801gx: Move enable_smbus() call
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Change-Id: I7a9e613f9a142e04030672f85ea80c56151be3c5
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/38296
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/northbridge/intel/pineview/romstage.c | 2 --
 1 file changed, 2 deletions(-)

(limited to 'src/northbridge/intel/pineview')

diff --git a/src/northbridge/intel/pineview/romstage.c b/src/northbridge/intel/pineview/romstage.c
index e324c05327..ce4cd5531b 100644
--- a/src/northbridge/intel/pineview/romstage.c
+++ b/src/northbridge/intel/pineview/romstage.c
@@ -51,8 +51,6 @@ void mainboard_romstage_entry(void)
 
 	enable_lapic();
 
-	enable_smbus();
-
 	/* Perform some early chipset initialization required
 	 * before RAM initialization can work
 	 */
-- 
cgit v1.2.3