From 32770f840d768b46d123893ecb87bb9095e4655d Mon Sep 17 00:00:00 2001
From: Angel Pons <th3fanbus@gmail.com>
Date: Wed, 20 Jan 2021 15:03:30 +0100
Subject: nb/intel/haswell: Define and use MMCONF_BUS_NUMBER

Change-Id: I0d6338f763a78895b1ae14d1ab68253851b6c283
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49763
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/northbridge/intel/haswell/haswell.h | 2 --
 1 file changed, 2 deletions(-)

(limited to 'src/northbridge/intel/haswell/haswell.h')

diff --git a/src/northbridge/intel/haswell/haswell.h b/src/northbridge/intel/haswell/haswell.h
index d28c7d4fc0..f6678cab2d 100644
--- a/src/northbridge/intel/haswell/haswell.h
+++ b/src/northbridge/intel/haswell/haswell.h
@@ -92,8 +92,6 @@ void haswell_unhide_peg(void);
 
 void report_platform_info(void);
 
-int decode_pcie_bar(u32 *const base, u32 *const len);
-
 #include <device/device.h>
 
 struct acpi_rsdp;
-- 
cgit v1.2.3