From 0ca534e059acc884aa999d727dcb67f76dd885ba Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Michael=20Niew=C3=B6hner?= <foss@mniewoehner.de>
Date: Thu, 3 Dec 2020 23:57:22 +0100
Subject: mb/clevo/l140cu: enable S0ix
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Enable S0ix for the board, as done in vendor fw.

Change-Id: Ifdf93e1e599e7cc03fc02297eafb49d34b1f6172
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/68792
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb | 1 +
 1 file changed, 1 insertion(+)

(limited to 'src/mainboard')

diff --git a/src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb b/src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb
index cbd8bcbdb5..bfcc046157 100644
--- a/src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb
+++ b/src/mainboard/clevo/cml-u/variants/l140cu/devicetree.cb
@@ -1,4 +1,5 @@
 chip soc/intel/cannonlake
+	register "s0ix_enable" = "1"
 	register "common_soc_config" = "{
 		/* Touchpad */
 		.i2c[0] = {
-- 
cgit v1.2.3