From cbf1a0fec8b84dc936a35428b835501ad0f46a30 Mon Sep 17 00:00:00 2001
From: Divya Sasidharan <divya.s.sasidharan@intel.com>
Date: Mon, 8 Feb 2016 09:45:37 -0800
Subject: mainboard/amenia: Enable Chrome EC Interface/Keyboard

Enabled LPC channel between host and EC.
Superio.asl will enable proper probing of onboard keyboard.

Change-Id: I57014fc90b345661853280ae3402f86e56af5fb9
Signed-off-by: Divya Sasidharan <divya.s.sasidharan@intel.com>
Signed-off-by: Freddy Paul <freddy.paul@intel.com>
Reviewed-on: https://review.coreboot.org/14468
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
---
 src/mainboard/intel/amenia/dsdt.asl | 3 +++
 1 file changed, 3 insertions(+)

(limited to 'src/mainboard/intel/amenia/dsdt.asl')

diff --git a/src/mainboard/intel/amenia/dsdt.asl b/src/mainboard/intel/amenia/dsdt.asl
index ba4e7226fc..19e73605dd 100644
--- a/src/mainboard/intel/amenia/dsdt.asl
+++ b/src/mainboard/intel/amenia/dsdt.asl
@@ -36,4 +36,7 @@ DefinitionBlock(
 
         /* Chipset specific sleep states */
         #include <soc/intel/apollolake/acpi/sleepstates.asl>
+
+	#include "acpi/superio.asl"
+
 }
-- 
cgit v1.2.3