From 8c1daf97519c64d4e0ac6c1ace3e54a2549a7612 Mon Sep 17 00:00:00 2001 From: Felix Singer Date: Thu, 27 Jun 2024 23:25:32 +0200 Subject: tgl mainboards: Move SATA related settings into SATA device scope Change-Id: I03508c50fe56fd85f8bf89f724863e546d4140e9 Signed-off-by: Felix Singer Reviewed-on: https://review.coreboot.org/c/coreboot/+/83249 Tested-by: build bot (Jenkins) Reviewed-by: Matt DeVillier --- .../google/volteer/variants/baseboard/devicetree.cb | 13 ++++++------- 1 file changed, 6 insertions(+), 7 deletions(-) (limited to 'src/mainboard/google') diff --git a/src/mainboard/google/volteer/variants/baseboard/devicetree.cb b/src/mainboard/google/volteer/variants/baseboard/devicetree.cb index 5df3947e9d..4fdc7b4839 100644 --- a/src/mainboard/google/volteer/variants/baseboard/devicetree.cb +++ b/src/mainboard/google/volteer/variants/baseboard/devicetree.cb @@ -141,12 +141,6 @@ chip soc/intel/tigerlake register "PcieClkSrcUsage[5]" = "PCIE_CLK_NOTUSED" register "PcieClkSrcUsage[6]" = "PCIE_CLK_NOTUSED" - # Enable SATA - register "SataSalpSupport" = "1" - register "SataPortsEnable[1]" = "1" - register "SataPortsDevSlp[1]" = "1" - register "SataPortsEnableDitoConfig[1]" = "1" - register "SerialIoI2cMode" = "{ [PchSerialIoIndexI2C0] = PchSerialIoPci, [PchSerialIoIndexI2C1] = PchSerialIoPci, @@ -462,7 +456,12 @@ chip soc/intel/tigerlake device ref i2c2 on end device ref i2c3 on end device ref heci1 on end - device ref sata on end + device ref sata on + register "SataSalpSupport" = "1" + register "SataPortsEnable[1]" = "1" + register "SataPortsDevSlp[1]" = "1" + register "SataPortsEnableDitoConfig[1]" = "1" + end device ref pcie_rp7 on end device ref pcie_rp8 on probe DB_SD SD_GL9755S -- cgit v1.2.3