From efa5a463505f09d88e39f8fe847f1da4abb8ac10 Mon Sep 17 00:00:00 2001
From: Felix Singer <felixsinger@posteo.net>
Date: Mon, 19 Apr 2021 16:51:22 +0200
Subject: soc/intel/cannonlake: Set DIMM_SPD_SIZE to 512
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

All related mainboards are setting DIMM_SPD_SIZE to 512. Therefore,
default to 512 in the SoC Kconfig and drop it from related mainboard
Kconfigs.

Change-Id: Idb6a0e42961eeb490afd76b4aa7d940961991733
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52513
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/mainboard/google/drallion/Kconfig | 4 ----
 1 file changed, 4 deletions(-)

(limited to 'src/mainboard/google/drallion')

diff --git a/src/mainboard/google/drallion/Kconfig b/src/mainboard/google/drallion/Kconfig
index fdcbd05b1a..31cac26a76 100644
--- a/src/mainboard/google/drallion/Kconfig
+++ b/src/mainboard/google/drallion/Kconfig
@@ -45,10 +45,6 @@ config DIMM_MAX
 	int
 	default 2
 
-config DIMM_SPD_SIZE
-	int
-	default 512
-
 config DRIVER_TPM_I2C_BUS
 	hex
 	default 0x4
-- 
cgit v1.2.3