From 9f4c4856f385e0951d0ce8238e77f6eaf71d6dd3 Mon Sep 17 00:00:00 2001
From: Idwer Vollering <vidwer@gmail.com>
Date: Sat, 14 Dec 2019 18:03:44 +0100
Subject: asus/f2a85-m: switch away from ROMCC_BOOTBLOCK
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Change-Id: I1d7127e2f9bd5bd9677feb2b0e686a854c4e3885
Signed-off-by: Idwer Vollering <vidwer@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/37727
Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/mainboard/asus/f2a85-m/romstage.c | 68 -----------------------------------
 1 file changed, 68 deletions(-)

(limited to 'src/mainboard/asus/f2a85-m/romstage.c')

diff --git a/src/mainboard/asus/f2a85-m/romstage.c b/src/mainboard/asus/f2a85-m/romstage.c
index 8a48e0080c..3aa29c8ce3 100644
--- a/src/mainboard/asus/f2a85-m/romstage.c
+++ b/src/mainboard/asus/f2a85-m/romstage.c
@@ -15,84 +15,16 @@
  */
 
 #include <arch/io.h>
-#include <console/console.h>
-#include <device/pnp_type.h>
-#include <device/pci_ops.h>
 #include <northbridge/amd/agesa/state_machine.h>
-#include <southbridge/amd/common/amd_defs.h>
-#include <southbridge/amd/agesa/hudson/hudson.h>
 #include <southbridge/amd/agesa/hudson/smbus.h>
 #include <stdint.h>
-#include <superio/ite/common/ite.h>
-#include <superio/ite/it8728f/it8728f.h>
-#include <superio/nuvoton/common/nuvoton.h>
-#include <superio/nuvoton/nct6779d/nct6779d.h>
-
-#define MMIO_NON_POSTED_START 0xfed00000
-#define MMIO_NON_POSTED_END   0xfedfffff
-#define SB_MMIO_MISC32(x) *(volatile u32 *)(AMD_SB_ACPI_MMIO_ADDR + 0xE00 + (x))
-
-static void sbxxx_enable_48mhzout(void)
-{
-	/* most likely programming to 48MHz out signal */
-	u32 reg32;
-	reg32 = SB_MMIO_MISC32(0x28);
-	reg32 &= 0xffc7ffff;
-	reg32 |= 0x00100000;
-	SB_MMIO_MISC32(0x28) = reg32;
-
-	reg32 = SB_MMIO_MISC32(0x40);
-	reg32 &= ~0x80u;
-	SB_MMIO_MISC32(0x40) = reg32;
-}
-
-static void superio_init_m(void)
-{
-	pnp_devfn_t uart = PNP_DEV(0x2e, IT8728F_SP1);
-	pnp_devfn_t gpio = PNP_DEV(0x2e, IT8728F_GPIO);
-
-	ite_kill_watchdog(gpio);
-	ite_enable_serial(uart, CONFIG_TTYS0_BASE);
-	ite_enable_3vsbsw(gpio);
-}
-
-static void superio_init_m_pro(void)
-{
-	pnp_devfn_t uart = PNP_DEV(0x2e, NCT6779D_SP1);
-
-	nuvoton_enable_serial(uart, CONFIG_TTYS0_BASE);
-}
 
 void board_BeforeAgesa(struct sysinfo *cb)
 {
 	u8 byte;
-	pci_devfn_t dev;
-
-	/* enable SIO LPC decode */
-	dev = PCI_DEV(0, 0x14, 3);
-	byte = pci_read_config8(dev, 0x48);
-	byte |= 3;		/* 2e, 2f */
-	pci_write_config8(dev, 0x48, byte);
-
-	/* enable serial decode */
-	byte = pci_read_config8(dev, 0x44);
-	byte |= (1 << 6);  /* 0x3f8 */
-	pci_write_config8(dev, 0x44, byte);
 
 	post_code(0x30);
 
-	/* enable SB MMIO space */
-	outb(0x24, 0xcd6);
-	outb(0x1, 0xcd7);
-
-	/* enable SIO clock */
-	sbxxx_enable_48mhzout();
-
-	if (CONFIG(BOARD_ASUS_F2A85_M_PRO))
-		superio_init_m_pro();
-	else
-		superio_init_m();
-
 	/* turn on secondary smbus at b20 */
 	outb(0x28, 0xcd6);
 	byte = inb(0xcd7);
-- 
cgit v1.2.3