From 7d549f8908c754e2a396cf1e91a3d14274793e5e Mon Sep 17 00:00:00 2001
From: Maxim Polyakov <max.senia.poliak@gmail.com>
Date: Wed, 11 Sep 2019 18:56:24 +0300
Subject: mb/asrock/h110m: set I/O Range for SuperIO HWM

Change-Id: I30de4f40f8ca87c54faee84053c4bb0f874b2884
Signed-off-by: Maxim Polyakov <max.senia.poliak@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35369
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
 src/mainboard/asrock/h110m/devicetree.cb | 3 +++
 1 file changed, 3 insertions(+)

(limited to 'src/mainboard/asrock')

diff --git a/src/mainboard/asrock/h110m/devicetree.cb b/src/mainboard/asrock/h110m/devicetree.cb
index b4e6a0236b..eed67b762e 100644
--- a/src/mainboard/asrock/h110m/devicetree.cb
+++ b/src/mainboard/asrock/h110m/devicetree.cb
@@ -33,6 +33,9 @@ chip soc/intel/skylake
 	register "gpe0_dw1" = "GPP_D"
 	register "gpe0_dw2" = "GPP_E"
 
+	# Set @0x280-0x2ff I/O Range for SuperIO HWM
+	register "gen1_dec" = "0x007c0281"
+
 	# Enable "Intel Speed Shift Technology"
 	register "speed_shift_enable" = "1"
 
-- 
cgit v1.2.3