From abcbd5b998b4a9f5f27c356655f439e817f3bcc5 Mon Sep 17 00:00:00 2001
From: Felix Held <felix-coreboot@felixheld.de>
Date: Tue, 21 May 2024 16:34:55 +0200
Subject: mb/amd/birman/devicetree_phoenix_opensil: remove unexpected '<'

Remove the unexpected '<' char at the end of the comment about the PSPP
policy config.

Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: Id821351ce3a7a2b7844d8e7478fa3de3227a7da9
Reviewed-on: https://review.coreboot.org/c/coreboot/+/82579
Reviewed-by: Elyes Haouas <ehaouas@noos.fr>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
Reviewed-by: Varshit Pandya <pandyavarshit@gmail.com>
---
 src/mainboard/amd/birman/devicetree_phoenix_opensil.cb | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

(limited to 'src/mainboard/amd/birman/devicetree_phoenix_opensil.cb')

diff --git a/src/mainboard/amd/birman/devicetree_phoenix_opensil.cb b/src/mainboard/amd/birman/devicetree_phoenix_opensil.cb
index d1b5e11a38..bca45598b9 100644
--- a/src/mainboard/amd/birman/devicetree_phoenix_opensil.cb
+++ b/src/mainboard/amd/birman/devicetree_phoenix_opensil.cb
@@ -39,7 +39,7 @@ chip soc/amd/phoenix
 
 	register "s0ix_enable" = "true"
 
-	register "pspp_policy" = "DXIO_PSPP_DISABLED" # TODO: reenable when PSPP works<
+	register "pspp_policy" = "DXIO_PSPP_DISABLED" # TODO: reenable when PSPP works
 
 	device domain 0 on
 		device ref iommu on end
-- 
cgit v1.2.3