From e325b223a2c48d35dedce1c20d055c23b0ea4bea Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Ky=C3=B6sti=20M=C3=A4lkki?= <kyosti.malkki@gmail.com>
Date: Fri, 17 Jun 2016 11:04:37 +0300
Subject: intel: Fix romstage main() with asmlinkage
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Backport from haswell.

Change-Id: I585639f8af47bd1d8c606789ca026c6d2d0cc785
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/15225
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
---
 src/cpu/intel/car/romstage.c | 7 +++++++
 1 file changed, 7 insertions(+)
 create mode 100644 src/cpu/intel/car/romstage.c

(limited to 'src/cpu/intel')

diff --git a/src/cpu/intel/car/romstage.c b/src/cpu/intel/car/romstage.c
new file mode 100644
index 0000000000..c6df446c6a
--- /dev/null
+++ b/src/cpu/intel/car/romstage.c
@@ -0,0 +1,7 @@
+#include <cpu/intel/romstage.h>
+
+void * asmlinkage romstage_main(unsigned long bist)
+{
+	mainboard_romstage_entry(bist);
+	return (void*)CONFIG_RAMTOP;
+}
-- 
cgit v1.2.3