From c96f3c24fd1eff37d69997ddf6b41d686a313cd1 Mon Sep 17 00:00:00 2001
From: Leo Chou <leo.chou@lcfc.corp-partner.google.com>
Date: Mon, 3 Jun 2024 18:51:00 +0800
Subject: spd/lp4x: Add SPD for Zilia SDVB8D8A34XGCL3N3T

This adds support for Zilia SDVB8D8A34XGCL3N3T LP4x chips.

Generatd SPD data with:
util/spd_tools/bin/spd_gen spd/lp4x/memory_parts.json lp4x

BRANCH=None
BUG=344482259

Change-Id: I4408e62ab2a15002960c1d9659ab6af45bd7f7bb
Signed-off-by: Leo Chou <leo.chou@lcfc.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/82782
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Reviewed-by: Eric Lai <ericllai@google.com>
Reviewed-by: Subrata Banik <subratabanik@google.com>
---
 spd/lp4x/set-0/parts_spd_manifest.generated.txt | 1 +
 1 file changed, 1 insertion(+)

(limited to 'spd/lp4x/set-0')

diff --git a/spd/lp4x/set-0/parts_spd_manifest.generated.txt b/spd/lp4x/set-0/parts_spd_manifest.generated.txt
index f82c8bdd19..004d1bd86c 100644
--- a/spd/lp4x/set-0/parts_spd_manifest.generated.txt
+++ b/spd/lp4x/set-0/parts_spd_manifest.generated.txt
@@ -34,3 +34,4 @@ H54G68CYRBX248,spd-2.hex
 K4UCE3Q4AB-MGCL,spd-2.hex
 CXDB4ABAM-ML,spd-8.hex
 CXDB4CBAM-ML-A,spd-8.hex
+SDVB8D8A34XGCL3N3T,spd-1.hex
-- 
cgit v1.2.3