From ebac8c772f81e4b596778a3027eeb27d6dc59f0a Mon Sep 17 00:00:00 2001 From: Subrata Banik Date: Mon, 11 Mar 2019 16:01:20 +0530 Subject: Documentation/soc/intel/fsp/ppi: Document new feature to dispatch external PPI Some new feature added into FSP specification to perform dispatching of external PPI service from boot firmware (coreboot) to FSP. Change-Id: Iaf6b54ccd27e21860539bb2a9966054fdb027108 Signed-off-by: Subrata Banik Reviewed-on: https://review.coreboot.org/c/coreboot/+/31839 Reviewed-by: Patrick Rudolph Reviewed-by: Philipp Deppenwiese Tested-by: build bot (Jenkins) --- Documentation/soc/intel/fsp/ppi/ppi.md | 9 +++++++++ 1 file changed, 9 insertions(+) create mode 100644 Documentation/soc/intel/fsp/ppi/ppi.md (limited to 'Documentation/soc/intel/fsp/ppi') diff --git a/Documentation/soc/intel/fsp/ppi/ppi.md b/Documentation/soc/intel/fsp/ppi/ppi.md new file mode 100644 index 0000000000..66dbf07c16 --- /dev/null +++ b/Documentation/soc/intel/fsp/ppi/ppi.md @@ -0,0 +1,9 @@ +# PEIM to PEIM Interface (PPI) + +This section is intended to document the purpose of creating PPI service +inside coreboot space to perform some specific operation related to CPU, +chipset using Intel FSP. This feature is added into FSP specification 2.1 +where FSP should be able to locate PPI, published by boot firmware and +able to execute the same in FSP's context. + +* [What is PPI](https://www.intel.com/content/dam/www/public/us/en/documents/reference-guides/efi-pei-cis-v09.pdf) -- cgit v1.2.3