From a9112169267b209e72d5cf274fddb53f5febd7d2 Mon Sep 17 00:00:00 2001 From: Michael Niewöhner Date: Mon, 18 Nov 2019 19:51:57 +0100 Subject: docs: intel fsp: add memory retraining bug on SPS systems MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit FSP2.0 forces MRC retraining on cold boot on Intel SPS systems. Change-Id: I3ce812309b46bdb580557916a775043fda63667f Signed-off-by: Michael Niewöhner Reviewed-on: https://review.coreboot.org/c/coreboot/+/36935 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi --- .../mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) (limited to 'Documentation/mainboard/supermicro') diff --git a/Documentation/mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md b/Documentation/mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md index adee88acb2..2cb945ae14 100644 --- a/Documentation/mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md +++ b/Documentation/mainboard/supermicro/x11-lga1151-series/x11-lga1151-series.md @@ -31,7 +31,7 @@ Look at the [flashing tutorial] and the board-specific section. These issues apply to all boards. Have a look at the board-specific issues, too. - TianoCore doesn't work with Aspeed NGI, as it's text mode only (Fix is WIP CB:35726) -- MRC caching does not work with cold boot +- MRC caching does not work on cold boot with Intel SPS (see [Intel FSP2.0]) ## ToDo -- cgit v1.2.3