From ec8f5c79a5fd16531006dd950dc3fad71c97ca8b Mon Sep 17 00:00:00 2001
From: Felix Singer <felixsinger@posteo.net>
Date: Sat, 21 Nov 2020 00:16:06 +0000
Subject: mb/clevo/kbl-u: Configure GPIOs using mainboard_ops
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Hook up the mainboard_ops driver and configure the GPIOs using .init,
since mainboard_silicon_init_params() is meant for the configuration of
the FSP, not the GPIOs.

Change-Id: I82f1eaf6693d9b117fb211776047058cdc787288
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/47825
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
---
 src/mainboard/clevo/kbl-u/ramstage.c | 8 ++++++--
 1 file changed, 6 insertions(+), 2 deletions(-)

diff --git a/src/mainboard/clevo/kbl-u/ramstage.c b/src/mainboard/clevo/kbl-u/ramstage.c
index b5d67864a0..9368021e7f 100644
--- a/src/mainboard/clevo/kbl-u/ramstage.c
+++ b/src/mainboard/clevo/kbl-u/ramstage.c
@@ -1,7 +1,7 @@
 /* SPDX-License-Identifier: GPL-2.0-only */
 
+#include <device/device.h>
 #include <mainboard/gpio.h>
-#include <soc/ramstage.h>
 
 /*
  * TODO:
@@ -12,7 +12,11 @@
  * - Make TBT port configurable (TBT <> DisplayPort)
  */
 
-void mainboard_silicon_init_params(FSP_SIL_UPD *params)
+static void init_mainboard(void *chip_info)
 {
 	mainboard_configure_gpios();
 }
+
+struct chip_operations mainboard_ops = {
+	.init = init_mainboard,
+};
-- 
cgit v1.2.3