From d75ee46d3ce6f5f11d3a39752c8f48b713c1aa6a Mon Sep 17 00:00:00 2001 From: Raul E Rangel Date: Thu, 18 Feb 2021 16:50:47 -0700 Subject: soc/amd/picasso/acpi: Change PCI0 BAR window Picasso currently declares the BAR region between TOM and IO_APIC_ADDR. This region includes MMCONF. We don't want to map any PCI BARs in this region. This also matches what intel does. See soc/intel/braswell/acpi/southcluster.asl for an example. Signed-off-by: Raul E Rangel Change-Id: I9474fd6ac75a7245b3c35151c38186e913219bb0 Reviewed-on: https://review.coreboot.org/c/coreboot/+/50894 Tested-by: build bot (Jenkins) Reviewed-by: Angel Pons Reviewed-by: Marshall Dawson --- src/soc/amd/picasso/acpi/sb_pci0_fch.asl | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/src/soc/amd/picasso/acpi/sb_pci0_fch.asl b/src/soc/amd/picasso/acpi/sb_pci0_fch.asl index ed321f3e32..0b253c9cdc 100644 --- a/src/soc/amd/picasso/acpi/sb_pci0_fch.asl +++ b/src/soc/amd/picasso/acpi/sb_pci0_fch.asl @@ -73,9 +73,9 @@ Method(_CRS, 0) { CreateDWordField(CRES, ^MMIO._BAS, MM1B) CreateDWordField(CRES, ^MMIO._LEN, MM1L) - /* Declare memory between TOM1 and IOAPIC as available for PCI MMIO. */ + /* Declare memory between TOM1 and MMCONF as available for PCI MMIO. */ MM1B = TOM1 - Local0 = IO_APIC_ADDR /* This is the first MMIO device after TOM1. */ + Local0 = CONFIG_MMCONF_BASE_ADDRESS Local0 -= TOM1 MM1L = Local0 -- cgit v1.2.3