index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vendorcode
/
amd
Age
Commit message (
Expand
)
Author
2013-02-18
AMD Family12h: Fix warnings
Martin Roth
2013-02-11
AMD SB900: fix warnings
Martin Roth
2013-02-06
AMD Fam14 - Fix warnings
Martin Roth
2013-01-22
F15tn: Fix all warnings, enable warnings as errors
Martin Roth
2013-01-21
Save and restore F15TN graphics command register
Martin Roth
2013-01-21
F15tn / Hudson: Change SATA NumOfPorts register setting
Martin Roth
2013-01-10
Fix 2 infinite loops if IMC doesn't respond
Martin Roth
2013-01-02
AGESA: Use `Flag=AGESA_SUCCESS` instead of `TRUE` in DMI related functions
Aladyshev Konstantin
2012-12-12
SB800: Add IMC ROM and fan control.
Martin Roth
2012-10-30
Fix ExecuteFinalHltInstruction function in f15h family code
Kostr
2012-10-22
change conflicted typedef in src/vendorcode/amd/agesa/f15/Porting.h
Siyuan Wang
2012-08-13
AMD Hudson: Enable HD audio
zbao
2012-07-25
AMD Family 15tn: Set the default return value as AGESA_SUCCESS instead of TRUE
zbao
2012-07-03
AGESA F15tn: AMD family15 AGESA code for Trinity
zbao
2012-05-24
cbtypes.h: Unify cbtypes.h used in AMD board's code
Vikram Narayanan
2012-05-10
CIMx: Allow #define LEGACY_FREE overrides
Martin Roth
2012-05-10
Unmark source files as executables
Alec Ari
2012-04-12
S3 code in vendorcode folder.
zbao
2012-04-02
S3 code whitespaces changes.
zbao
2012-03-14
AGESA family 12 changes to fix torpedo warnings
Martin Roth
2012-02-02
SB700 southbridge: AMD SB700/SP5100 southbridge CIMX code
Kerry Sheh
2012-02-02
RD890 Northbridge: AMD RD890/SR56X0 Northbridge CIMX code
Kerry Sheh
2012-01-26
AGESA F15: AMD family15 AGESA code
Kerry Sheh
2011-12-02
Change AMD vendorcode build
Kyösti Mälkki
2011-10-14
Fix AMD SB800 (cimx) southbridge code to compile with gcc 4.6
Stefan Reinauer
2011-10-11
sb800: sata combine mode configure fix
Kerry Sheh
2011-09-15
AMD Agesa macro expansion fix
efdesign98
2011-09-15
AMD Agesa changes to fix F14 boot issues
efdesign98
2011-09-07
AMD SB800 southbridge update
Kerry She
2011-09-07
AMD F14 southbridge update
Kerry She
2011-08-09
AMD Family 14 Agesa warning fix
efdesign98
2011-08-06
Update AMD F14 Agesa to support Rev C0 cpus
efdesign98
2011-07-22
Update AMD SR5650 and SB700
efdesign98
2011-07-15
Add the AMD Family10 Agesa code
efdesign98
2011-06-28
Addition of Family12/SB900 wrapper code
efdesign98
2011-06-22
Move existing AMD Ffamily14 code to f14 folder
efdesign98
2011-06-22
Rename {CPU|NB|SB}/amd/*_wrapper folders
efdesign98
2011-06-21
Add AMD SB900 CIMx code
efdesign98
2011-06-21
Add AMD Family 12 cpu Agesa code
efdesign98
2011-06-01
trivial remove blanks at the end of line
Kerry She
2011-06-01
This patch fix a AMD sb800 wrapper compile warning:
Kerry She
2011-05-15
Remove multiple mmconf settings and just use kconfig setting.
Marc Jones
2011-05-15
Move mmconf base from e0000000 to f8000000 to avoid conflict with UMA BAR.
Scott Duplichan
2011-05-15
Fix ACPI shutdown function by removing reliance on SMI.
Scott Duplichan
2011-05-07
SB800 CIMX code can share the AGESA V5 lib code,
Kerry She
2011-05-07
1. move _mm_clflush_fs() to __SSE3__ block, because __builtin_ia32_sfence() i...
Kerry She
2011-05-07
put the amdlib and agesa constant to .rodata segment.
Kerry She
2011-05-05
Adds VOID to empty parameter lists to get rid of some build warnings.
Frank Vibrans
2011-05-05
Remove AMD Agesa requirement for standard include files
Frank Vibrans
2011-03-17
Fix breaking the build after removing files in tthe previous checkin.
Marc Jones
2011-03-17
Perform cleanup and file shrinkage of the AMD AGESA code.
Frank.Vibrans
2011-02-14
Add AMD Agesa and AMD CIMx SB800 code. Patch 1 of 8.
Frank Vibrans
2011-01-18
remove the code which is not ready to release.
Zheng Bao
2011-01-11
change a readable way to fix SB800 CIMX "multi-character constant warning".
Kerry She
2011-01-04
Trivial:
Kerry She
2011-01-01
Add AMD SB800 southbridge CIMx code.
Kerry She
[prev]