summaryrefslogtreecommitdiff
path: root/src/southbridge
AgeCommit message (Expand)Author
2011-06-20sb800: move spi prefetch and fast read mode to sb bootblock.Stefan Reinauer
2011-06-19ASRock E350M1: Configure SB800 GPP ports to support onboard pcie nicScott Duplichan
2011-06-15SMM: don't overwrite SMM memory on resumeSven Schnelle
2011-06-15i82801gx: replace cafed00d/cafebabe by definesSven Schnelle
2011-06-10Add ACPI automatic PIC/APIC interrupt routing logic for ck804Jonathan A. Kollasch
2011-06-09Revert changes to set the sb800 to AHCI mode.Marc Jones
2011-06-07i82801gx: enable ACPI during S3 resumeSven Schnelle
2011-06-07SMM: add defines for APM_CNT registerSven Schnelle
2011-06-07re-indent, so files conform to coding guidelines.Stefan Reinauer
2011-06-06SMM: add mainboard_apm_cnt() callbackSven Schnelle
2011-06-04vt8237r: Simplify bootblock init to work around nested if() romcc problemPeter Stuge
2011-06-01trivial remove blanks at the end of lineKerry She
2011-06-01This patch fix a AMD sb800 wrapper compile warning:Kerry She
2011-05-23Correct implementation of r6608.Jonathan Kollasch
2011-05-22Ensure ck804 romstrap is 16-byte aligned.Jonathan Kollasch
2011-05-16cimx_wrapper/sb800: Fix indent in late.c:sb800_enable()Peter Stuge
2011-05-15Update gpp port configuration.Scott Duplichan
2011-05-15Program the I/O APIC ID.Scott Duplichan
2011-05-15Enable AHCI mode and hide IDE controller to reduce boot time.Scott Duplichan
2011-05-15Configure CIMx to use 33 MHz fast mode for SPD read.Scott Duplichan
2011-05-07RS780 DDI Lanes configure support,Kerry She
2011-05-07SB800 CIMX code can share the AGESA V5 lib code,Kerry She
2011-05-03i82801gx: enable SPI prefetchingSven Schnelle
2011-04-21more ifdef -> if fixes.Stefan Reinauer
2011-04-21more ifdef -> if fixesStefan Reinauer
2011-04-21some ifdef --> if fixesStefan Reinauer
2011-04-20drop dead code from sb800 bootblockStefan Reinauer
2011-04-20pci1x2x: remove latency/bridge control/cacheline size settingsSven Schnelle
2011-04-20pci1x2x: use cardbus_read_resources()/cardbus_enable_resources()Sven Schnelle
2011-04-20pci1x2x: use pci_ops set_subsystem instead of custom codeSven Schnelle
2011-04-20pci1x2x: add PCI1510 device IDsSven Schnelle
2011-04-20pci1x2x: use devicetree register configurationSven Schnelle
2011-04-20drop dead uart init code.Stefan Reinauer
2011-04-19Fix compilation of all i82371eb boards when ACPI tables aren't generatedIdwer Vollering
2011-04-19Fix some more misuses of ifdef/if definedStefan Reinauer
2011-04-18* Set USBDEBUG_DEFAULT_PORT in all southbridges and use that valueStefan Reinauer
2011-04-14drop incorrectly used CONFIG_ROM_IMAGE_SIZE and unused CONFIG_ARCHStefan Reinauer
2011-04-14nvidia mcp55: drop unused dbg_info Stefan Reinauer
2011-04-14cosmetic cleanup of sis966 usb2 code Stefan Reinauer
2011-04-12Use TOM2 for highest sysmem setting for northbound memory routing (DMA). This...Marc Jones
2011-04-11Unify use of post_codeAlexandru Gagniuc
2011-04-10In 2007 Adrian Reber suggested that we drop ASSEMBLY in favor of __ASSEMBLER__.Stefan Reinauer
2011-04-01ICH7: Fix register naming errorSven Schnelle
2011-03-28Add the SR5650 & SP5100 to the Kconfig and Makefile.incZheng Bao
2011-03-28SP5100's code is based on SB700. Change the legacy sb700 of sb7xx_51xx.Zheng Bao
2011-03-27Add AMD SR56x0 support.Zheng Bao
2011-03-17Fix power_on_after_fail handling on AMD SB600Josef Kellermann
2011-03-03Improve ck804 IOAPIC and HPET resource handling.Jonathan Kollasch
2011-03-02Fixes licensing of src/southbridge/via/k8t890/k8x8xx.h to GPLv2+ from GPLv3.Alexandru Gagniuc
2011-03-01Use subsystem id from devicetree.cb instead of Kconfig and moveSven Schnelle
2011-02-28add functions to set Subsystem Vendor/Device to rl5c746Sven Schnelle
2011-02-26It adds support for automatic PSS object generation for AMD pre fam Fh CPU. T...Rudolf Marek
2011-02-24Add new option 'sata_mode' to CMOS and 'SATA_MODE' to Kconfig for AMD SB600Josef Kellermann
2011-02-16Fix build errors introduced in r6367Alexandru Gagniuc
2011-02-16Extended K8T890 driver to include the K8T800 and K8M800 northbridgesAlexandru Gagniuc
2011-02-15SERIAL_POST was renamed to CONSOLE_POST a while agoStefan Reinauer
2011-02-14Removed LPC DMA Deadlock workaround...Josef Kellermann
2011-02-14 This code provides southbridge initialization for SB800 south bridges. It is...Frank Vibrans
2011-02-12Attached patch fixes the LPC decode ranges of SB600/SB800. We enable early on...Rudolf Marek
2011-02-10RS690: Provide support for MMCONF.Josef Kellermannseppk
2011-02-03Fix subvendor/subdevice programming on RS690Josef Kellermann
2011-02-03Wrap CONFIG_MAINBOARD_PCI_SUBSYSTEM_{VENDOR,DEVICE}_ID in weak functionsPatrick Georgi
2011-01-30Inverse two arguments of cbfs-files-y and adapts its users (one of which alre...Patrick Georgi
2011-01-28Attached patch fixes the LPC decode ranges of SB700. We enable early only Ser...Rudolf Marek
2011-01-28Fix Bimini buildStefan Reinauer
2011-01-27Trivial. Re-indent the code.Zheng Bao
2011-01-27Set the phy via weak function.Zheng Bao
2011-01-25Set the SB800 SATA PHY correctly.Zheng Bao
2011-01-24Change fadt revision back to 3.Zheng Bao
2011-01-21Now bimini can boot linux to login.Zheng Bao
2011-01-20S3 feanture of SB800. Compiliant with SB700.Zheng Bao
2011-01-20Move some board specific functions to sb800.h.Zheng Bao
2011-01-20This sb800 code is derived from sb700.Zheng Bao
2011-01-18remove the code which is not ready to release.Zheng Bao
2011-01-18remove the code which is not ready to release.Zheng Bao
2011-01-12drop unused filesStefan Reinauer
2011-01-11change a readable way to fix SB800 CIMX "multi-character constant warning".Kerry She
2011-01-04MCP55: Cosmetic fixes, switch to u8 et al.Uwe Hermann
2011-01-04CK804: Cosmetic fixes, switch to u8 et al.Uwe Hermann
2011-01-01src/southbridge/amd/cimx_wrapper: Run dos2unix on the files.Uwe Hermann
2011-01-01AMD SB800: Drop component prefix from filenames.Uwe Hermann
2011-01-01Add AMD SB800 southbridge support via cimx_wrapper.Kerry She
2010-12-31Add RS785(RS880) support. Just few pci_ids.Zheng Bao
2010-12-30Remove duplicated GX2 processor IIOC mode setting on CS5535 southbridge codeNils Jacobs
2010-12-29-Change the remaining GLIU1 port 5 register names from VIP (Video Input Port)Nils Jacobs
2010-12-29-Clean up some comments.Nils Jacobs
2010-12-27Intel SCH: make state machine binary selection available in Kconfig for now.Stefan Reinauer
2010-12-26Random fixes for TI pci1x2x / Nokia IP530 / others.Uwe Hermann
2010-12-18SMM on AMD K8 Part 2/2Rudolf Marek
2010-12-18SMM for AMD K8 Part 1/2Stefan Reinauer
2010-12-18Fix a few whitespace and coding style issues.Uwe Hermann
2010-12-18A couple of Poulsbo fixes:Patrick Georgi
2010-12-18Support Intel SCH (Poulsbo) and add iwave/iWRainbowG6 boardPatrick Georgi
2010-12-16Add TINY_BOOTBLOCK support for the SiS966 southbridge.Uwe Hermann
2010-12-14Set the ROMSIZE as 4MB.Zheng Bao
2010-12-13Following patch adds support for suspend/resume functions. I had to change th...Rudolf Marek
2010-12-11I was bitten by the rename, this is part of r6165.Rudolf Marek
2010-12-11Following patch makes just one fadt.c file. For SB700.Rudolf Marek
2010-12-10Add TINY_BOOTBLOCK support for AMD SB700.Uwe Hermann
2010-12-09Merge enable_rom.c files into bootblock.c files.Uwe Hermann
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-13 10:03:27 +0000