index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
lynxpoint
/
pcie.c
Age
Commit message (
Expand
)
Author
2020-10-24
sb/intel/lynxpoint/pcie: Fix clock gating routine
Angel Pons
2020-10-14
haswell/lynxpoint: Align cosmetics with Broadwell
Angel Pons
2020-10-12
sb/intel/lynxpoint/pcie.c: fix typo in comment
Matt DeVillier
2020-10-12
sb/intel/lynxpoint: Set PCIe L1 substates capabilities register
Matt DeVillier
2020-10-12
sb/intel/lynxpoint: Enable/disable AER via Kconfig
Matt DeVillier
2020-08-18
src: Remove unused 'include <stddef.h>
Elyes HAOUAS
2020-08-12
sb/intel/lynxpoint: Move IOBP API to its own compilation unit
Angel Pons
2020-08-07
sb/intel/lynxpoint: Use PCI bitwise ops
Angel Pons
2020-08-07
sb/intel/lynxpoint: Consider root ports being disabled by strap
Angel Pons
2020-07-28
src: Never set ISA Enable on PCI bridges
Angel Pons
2020-07-09
sb/intel/lynxpoint/pcie.c: Drop dead code
Angel Pons
2020-06-06
src: Use pci_dev_ops_pci where applicable
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-01
sb/intel/lynxpoint: Fix 16-bit read/write PCI_COMMAND register
Elyes HAOUAS
2020-04-04
src/southbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2019-10-30
src/southbridge: change "unsigned" to "unsigned int"
Martin Roth
2019-10-01
intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROL
Kyösti Mälkki
2019-08-21
southbridge/intel: Tidy up preprocessor and headers
Kyösti Mälkki
2019-03-21
{northbridge, soc, southbridge}/intel: Make use of generic set_subsystem()
Subrata Banik
2019-01-03
sb/intel/lynxpoint/pcie.c: Add more checks for NULL pointers
Tristan Corrick
2018-12-28
sb/intel/lynxpoint: Handle H81 only having 6 PCIe root ports
Tristan Corrick
2018-12-07
sb/intel/lynxpoint/pcie.c: Fix a mistake in a comment
Tristan Corrick
2018-06-09
sb/intel/lynxpoint: Get rid of device_t
Elyes HAOUAS
2018-04-20
pci: Move inline PCI functions to pci_ops.h
Patrick Rudolph
2017-07-10
southbridge/intel/lynxpoint: Fix undefined behavior
Ryan Salsamendi
2017-07-02
southbridge/intel/lynxpoint: Fix undefined behavior
Ryan Salsamendi
2016-12-06
PCI ops: Define read-modify-write routines globally
Kyösti Mälkki
2016-02-23
southbridge/intel/lynxpoint: Use common gpio.c
Patrick Rudolph
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2013-12-21
haswell: Misc updates from 1.6.1 ref code
Duncan Laurie
2013-12-21
lynxpoint: Add devicetree config option to force enable ASPM
Duncan Laurie
2013-12-05
lynxpoint: enable clock gating
Aaron Durbin
2013-12-05
lynxpoint: implement additional programming steps
Stefan Reinauer
2013-12-05
lynxpoint: disable pcie devices based on config
Aaron Durbin
2013-12-02
lynxpoint: move all pcie device handling to pcie.c
Aaron Durbin
2013-08-01
intel/lynxpoint: remove explicit pcie config accesses
Kyösti Mälkki
2013-03-14
lynxpoint: Update device IDs and clock gating setup
Duncan Laurie
2013-03-14
haswell: Add initial support for Haswell platforms
Aaron Durbin