summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801gx/i82801gx.h
AgeCommit message (Expand)Author
2019-06-06sb/intel/i82801gx: Detect if the southbridge supports AHCIArthur Heymans
2019-06-05sb/intel/i82801gx: Include chip.h directlyArthur Heymans
2019-05-10nb/intel/i945: Use macro instead of magic numberElyes HAOUAS
2019-05-10sb/i82801gx: Remove duplicated 'define PMBASE'Elyes HAOUAS
2019-04-13sb/intel/i82801gx: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2019-03-14sb/intel/i82801gx: Remove unused include <arch/acpi.h>Elyes HAOUAS
2019-02-01sb/intel/common: Rename i2c_block_read() to i2c_eeprom_read()Kyösti Mälkki
2019-01-17mb/kontron/986lcd-m: Implement disabling ethernet NIC in ramstageArthur Heymans
2019-01-17sb/intel/i82801gx: Implement PCIe coalescingArthur Heymans
2019-01-14sb/intel: Use common RCBA MACROsPeter Lemenkov
2019-01-08sb/intel/i82801gx: Autodisable functions based on devicetreeArthur Heymans
2019-01-06Kconfig: Unify power-after-failure optionsNico Huber
2018-11-27sb/intel/i82801gx: Use common Intel SMM codeArthur Heymans
2018-06-21sb/intel/i82801xx: Use common RCBA MACROsArthur Heymans
2018-06-04sb/intel/i82801gx: Add the option to lock the platformArthur Heymans
2018-05-22sb/intel/i82801gx: Get rid of device_tElyes HAOUAS
2018-01-14mb/*/*/romstage.c: Clean up targets with i82801gxArthur Heymans
2017-08-06sb/intel/i82801gx: Implement smbus block r/w functionsArthur Heymans
2017-08-06sb/intel/*: Use common SMBus functionsArthur Heymans
2017-04-11sb/intel/i82801gx: Add i2c_block_read to smbus.hArthur Heymans
2017-03-22southbridge/intel/i82801gx: Fix problems found by checkpatch.plArthur Heymans
2016-12-11intel/i945: Use romstage_handoff for S3Kyösti Mälkki
2016-09-13southbridge/intel/i82801gx: transition away from device_tAntonello Dettori
2016-07-15southbridge/intel/i82801gx: use common Intel ACPI hardware definitionsAaron Durbin
2016-02-23southbridge/intel/ibexpeak: Use common gpio.cPatrick Rudolph
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-05-08southbridge/i82801gx: Add x_EN defines for LPC_ENDamien Zammit
2015-04-28intel SMI handlers: Refactor GPI SMI/SCI routingKyösti Mälkki
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2014-11-09i945: consolidate sb & nb early initsVladimir Serbinenko
2013-05-10Drop prototype guarding for romccStefan Reinauer
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2013-02-28Use defines for some i82801ex/gx registersKyösti Mälkki
2012-10-08hpet: common ACPI generationPatrick Georgi
2011-10-31Fix usb debug dongle supportSven Schnelle
2011-06-15i82801gx: replace cafed00d/cafebabe by definesSven Schnelle
2011-04-18* Set USBDEBUG_DEFAULT_PORT in all southbridges and use that valueStefan Reinauer
2011-04-10In 2007 Adrian Reber suggested that we drop ASSEMBLY in favor of __ASSEMBLER__.Stefan Reinauer
2010-12-18SMM for AMD K8 Part 1/2Stefan Reinauer
2010-12-07Get rid of some unneeded function prototypes in romstage.c files.Uwe Hermann
2010-10-12We define IO_APIC_ADDR in <arch/ioapic.h>, let's use it.Uwe Hermann
2010-10-05- move EHCI_BAR_INDEX to ehci.h - it's constant as per EHCI spec 2.3.1Patrick Georgi
2010-03-28drop __ROMCC__ define checks.. __PRE_RAM__ is what the code should be looking...Stefan Reinauer
2010-02-22This is a general cleanup patchStefan Reinauer
2010-02-15Various license header consistency fixes (trivial).Uwe Hermann
2010-02-08janitor task: unify and cleanup naming.Stefan Reinauer
2010-01-17ICH7 updateStefan Reinauer
2009-11-06Split the two usages of __ROMCC__:Myles Watson
2009-10-26Kontron 986LCD-M updateStefan Reinauer
2009-08-12drop extra whitespace at end of line for i945 + ICH7 (trivial)Stefan Reinauer
2009-07-21Intel ICH7 updatesStefan Reinauer
2009-03-11This patch contains some significant updates to the i82801gx component and willStefan Reinauer
2008-11-06Drop #defines for registers that are not existant on the ICH7.Uwe Hermann
2008-10-29Support for the Intel ICH7 southbridge.Stefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-11 14:29:12 +0000