index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
fsp_bd82x6x
/
me_8.x.c
Age
Commit message (
Expand
)
Author
2018-05-08
src/southbridge: Add required space before the open parenthesis
Elyes HAOUAS
2017-07-16
southbridge/intel: add IS_ENABLED() around Kconfig symbol references
Martin Roth
2016-12-06
intel PCI ops: Remove explicit PCI MMCONF access
Kyösti Mälkki
2016-08-31
src/southbridge: Code formating
Elyes HAOUAS
2016-07-28
bootmode: Get rid of CONFIG_BOOTMODE_STRAPS
Furquan Shaikh
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-22
Revert "Remove sandybridge and ivybridge FSP code path"
Martin Roth
2015-10-03
Remove sandybridge and ivybridge FSP code path
Alexandru Gagniuc
2015-06-04
devicetree: Discriminate device ops scan_bus()
Kyösti Mälkki
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2014-12-02
Replace hlt with halt()
Patrick Georgi
2014-06-21
intel boards: Use acpi_is_wakeup_s3()
Kyösti Mälkki
2013-12-04
Add Intel FSP bd82x6x southbridge support
Marc Jones