summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2017-09-20soc/intel/apollolake: refactor rtc failure checkingAaron Durbin
2017-09-20vboot: remove init_vbnv_cmos()Aaron Durbin
2017-09-20soc/intel/cannonlake: Add PMC pci driversLijian Zhao
2017-09-19soc/intel/cannonlake: Add PCIE IRQsBora Guvendik
2017-09-19soc/intel/common/block: Add pci device id for CNL-YBora Guvendik
2017-09-16soc/intel/common: smm.h: Fix copyright yearJonathan Neuschäfer
2017-09-16soc/intel/apollolake: Leave Hda enabled for GLKHannah Williams
2017-09-15soc/intel/skylake: Move UNCORE PRMRR base and mask defines.Pratik Prajapati
2017-09-15soc/intel/common/sgx: use SOC specific API to get PRMRR base and maskPratik Prajapati
2017-09-15soc/intel/common/sgx: Define and use soc_fill_sgx_param()Pratik Prajapati
2017-09-14src/soc/intel/cannonlake: Define USB configuration paramsPratik Prajapati
2017-09-14soc/intel/skylake: Implement UNCORE PRMRR get base and mask APIPratik Prajapati
2017-09-14soc/intel/apollolake: Implement UNCORE PRMRR get base and mask APIPratik Prajapati
2017-09-14intel/common/systemagent: Add API to get SOC specific PRMRR base and maskPratik Prajapati
2017-09-14device: acpi_name() should take a const struct deviceAaron Durbin
2017-09-13soc/intel/cannonlake: Add serialio device configLijian Zhao
2017-09-13soc/intel/cannonlake: Add ramstage uart debug supportLijian Zhao
2017-09-13intel/common/acpi: Use UART_BASE_0_ADDR macro for LPSS UARTV Sowmya
2017-09-13soc/intel/cannonlake: Add common ACPI support for CNLLijian Zhao
2017-09-11soc/intel/skylake: Fix SPI WP disable status checkRavi Sarawadi
2017-09-11soc/intel/common/block: Update common rtc codeLijian Zhao
2017-09-11cpu/x86/mp_init: remove adjust_cpu_apic_entry()Aaron Durbin
2017-09-08soc/intel/braswell: add USB2 PHY PERPORTRXISET UPDKevin Chiu
2017-09-08soc/intel/braswell: Add USB2 phy setting overrideMatt DeVillier
2017-09-08soc/intel/braswell: Add SoC stepping identify helperMatt DeVillier
2017-09-08soc/intel/braswell: Add I2C clock config optionsDivagar Mohandass
2017-09-08soc/intel/common/block: Common ACPIShaunak Saha
2017-09-08soc/intel/skylake: Create acpi_get_sleep_type() to get previous sleep stateSubrata Banik
2017-09-07soc/intel/common/sgx: Fix null pointer dereference warning from klocworkPratik Prajapati
2017-09-06soc/intel/cannonlake: remove duplicate uart.c from bootblockNick Vaccaro
2017-09-06soc/intel/cannonlake: Add Vboot/ChromeOS supportLijian Zhao
2017-09-06soc/intel/skylake: Add config for enabling PCIe AERRizwan Qureshi
2017-09-06soc/intel/{cannonlake,skylake}: Fix null pointer dereference in klocworkSubrata Banik
2017-09-05intel/skylake: nhlt: Add capture configuration format for IV feedback from ma...Harsha Priya
2017-09-05soc/intel/denverton_ns: Add support for Intel Atom C3000 SoCMariusz Szafranski
2017-09-05soc/intel/cannonlake: Set IGD stolen memory size to 64MBSubrata Banik
2017-09-05soc/intel/common/block/gpio: Fix PAD_DW1_MASKHannah Williams
2017-09-04Kconfig: Move and rename ADD_VBT_DATA_FILEPatrick Rudolph
2017-09-02soc/intel/cannonlake: Use common mca_configure() APIPratik Prajapati
2017-09-02soc/intel/skylake: Use common mca_configure() APIPratik Prajapati
2017-09-02intel/common/cpulib: Add API to configure MCAPratik Prajapati
2017-09-01soc/intel/cannonlake: Define Max PCIE Root PortsPratik Prajapati
2017-09-01soc/intel/cannonlake: add *spi.c files to makeNick Vaccaro
2017-09-01soc/intel/cannonlake: add gpio files to makeNick Vaccaro
2017-09-01soc/intel/canonlake: Enable LPSS UART in 32bit PCI modeLijian Zhao
2017-09-01soc/intel/cannonlake: Perform dram top calculation based on HW registersSubrata Banik
2017-09-01soc/intel/apollolake: Use SMM library to get tseg region informationSubrata Banik
2017-09-01soc/intel/skylake: Use SA library to get smm region informationSubrata Banik
2017-08-30soc/intel/{cannonlake,skylake}: Add active default value for UART_FOR_CONSOLESubrata Banik
2017-08-30soc/intel/common: Add functions into common SMM librarySubrata Banik
2017-08-30soc/intel/common: Add functions into common system agent librarySubrata Banik
2017-08-30soc/intel/cannonlake: Add PrmrrSize and C6DRAM configSubrata Banik
2017-08-29soc/intel/cannonlake: Fix Coverity scan errorLijian Zhao
2017-08-28soc/intel/skylake: Fix FSP1.1 booting issue with HW based dram top calculationSubrata Banik
2017-08-26soc/intel/skylake: Move SPI lock down config after resource allocationBarnali Sarkar
2017-08-26soc/intel/cannonlake: use __packedAaron Durbin
2017-08-26soc/intel/skylake: Move DMI lock down config after resource allocationSubrata Banik
2017-08-25soc/intel/braswell: Put SERIRQ in quiet modeHannah Williams
2017-08-25soc/intel/braswell: Populate NVS SCC BAR1Hannah Williams
2017-08-25soc/intel/braswell: select GENERIC_GPIO_LIBMatt DeVillier
2017-08-25soc/intel/cannonlake: Init UPD params based on configPratik Prajapati
2017-08-25soc/intel/skylake: Remove TCO lock down programmingSubrata Banik
2017-08-25soc/intel/common: Add function to DLOCK PR registersBarnali Sarkar
2017-08-25soc/intel/skylake: Move PMC lock down config after resource allocationSubrata Banik
2017-08-25soc/intel/skylake: Remove ABASE lock down programmingSubrata Banik
2017-08-25soc/intel/skylake: Move LPC lock down config after resource allocationSubrata Banik
2017-08-25soc/intel/common: Move update_mrc_cache after BS_DEV_ENUMERATESubrata Banik
2017-08-25soc/intel/skylake: Add LPC and SPI lock down config optionSubrata Banik
2017-08-24soc/intel/cannonlake: Add cpu.c and MP init supportPratik Prajapati
2017-08-23soc/intel/skylake: Usable dram top calculation based on HW registersSubrata Banik
2017-08-23soc/intel/common: Early system agent library access in postcar stageSubrata Banik
2017-08-23soc/intel/common: Add functions into common system agent librarySubrata Banik
2017-08-23soc/intel/apollolake: Allow overriding dev tree settings by boardKane Chen
2017-08-22soc/intel/cannonlake: Define soc_intel_cannonlake_configPratik Prajapati
2017-08-22soc/intel/skylake: Lock sideband access in coreboot and not in FSPBarnali Sarkar
2017-08-21soc/intel/cannonlake: Enable common PMC code for CNLLijian Zhao
2017-08-21soc/intel/skylake: Fix SGX init sequencePratik Prajapati
2017-08-21intel/common/block/sgx: Refactor SGX common codePratik Prajapati
2017-08-21intel/common/mp_init: Refactor MP Init code to get rid of microcode paramPratik Prajapati
2017-08-21intel/common/sgx: Use intel_mp_current_microcode() to get microcode pointerPratik Prajapati
2017-08-21soc/intel/cannonlake: Add support for all UART port indexSubrata Banik
2017-08-21soc/intel/skylake: Add support for all UART port indexSubrata Banik
2017-08-21soc/intel/cannonlake: Add Kconfig option to select UART indexSubrata Banik
2017-08-21soc/intel/skylake: Add Kconfig option to select UART indexSubrata Banik
2017-08-21soc/intel/apollolake: remove duplicate gpio GPE definesAaron Durbin
2017-08-21intel/common/cpu: Add function to get microcode patch pointerPratik Prajapati
2017-08-21soc/intel/common/smbus: Don't clear random bitsNico Huber
2017-08-19arch/x86: Sanity checking on HAVE_SMI_HANDLERKyösti Mälkki
2017-08-19soc/intel/skylake: Enable power button SMI when jumping to payloadFurquan Shaikh
2017-08-18Reinvent I2C opsNico Huber
2017-08-18include/device: Split i2c.h into threeNico Huber
2017-08-17soc/intel/common/block: Add functions to common CPU library codeShaunak Saha
2017-08-17soc/intel/cannonlake: Add SPI flash controller driverLijian Zhao
2017-08-17intel/cannonlake/chip: Add initial PCI enum supportPratik Prajapati
2017-08-17intel/common/block/fast_spi: Add config option to disable write statusDuncan Laurie
2017-08-17soc/intel/apollolake: Fix CONFIG_FSP_CAR build errorMarshall Dawson
2017-08-17soc/intel/skylake: Configure FSP to skip ME MBP stepDuncan Laurie
2017-08-16soc/intel/cannonlake: Add proper support to enable UART2 in 16550 modeSubrata Banik
2017-08-16soc/intel/skylake: Add proper support to enable UART2 in 16550 modeSubrata Banik
2017-08-15soc/intel/cannonlake: Rectify LPC Lock Enable (LE) bit definitionSubrata Banik