summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/pcie
AgeCommit message (Expand)Author
2022-03-09soc/intel/common: Include Meteor Lake device IDsWonkyu Kim
2022-03-07src: Make PCI ID define names shorterFelix Singer
2022-02-25intelblocks/pcie: Correct mapping between LCAP port and coreboot indexMAULIK V VAGHELA
2022-02-15soc/intel/common/block/pcie/rtd3: Fix bit checksAngel Pons
2022-02-11soc/intel/common: Re-use Alder Lake-M device IDs for Alder Lake-NUsha P
2022-02-07treewide: Remove "ERROR: "/"WARN: " prefixes from log messagesJulius Werner
2022-02-07soc/intel/common/block/pcie/rtd3: Add optional _OFF and _ON skip controlCliff Huang
2022-02-07soc/intel/common/block/pcie/rtd3: Add PM methods to the device.Cliff Huang
2022-01-31intel/common/block/pcie: Add NULL/count check in pcie_rp_update_devtreeMAULIK V VAGHELA
2022-01-25soc/intel/common: Include Alder Lake-N device IDsUsha P
2022-01-24soc/intel/common/block/pcie/rtd3: Fix PMC IPC method for CPU PCIe RPTim Wawrzynczak
2022-01-07soc/intel/common/block/pcie/rtd3: Update ACPI methods for CPU PCIe RPsTim Wawrzynczak
2021-12-13soc/intel/common/block/pcie/rtd3: Add ModPHY power gate support for RTD3Tim Wawrzynczak
2021-11-12soc/intel/common/block/pcie: Add ADL-P CPU PCIe Device IDsTracy Wu
2021-08-19soc/intel/common: Add TGL-H PCI IDsJeremy Soller
2021-08-09soc/intel/common/pcie/rtd3: Update _S0W to use symbol instead of 4Tim Wawrzynczak
2021-04-28soc/intel: Rename 200-series PCH device IDsAngel Pons
2021-04-21soc/intel/alderlake: rename CONFIG_MAX_PCIE_CLOCKS to CONFIG_MAX_PCIE_CLOCK_SRCRizwan Qureshi
2021-03-22acpi/acpigen.h: Add more intuitive AML package closing functionsJakub Czapiga
2021-03-15pciexp_device: Rewrite LTR configurationNico Huber
2021-03-12device: Give `pci_ops.set_L1_ss_latency` a proper nameNico Huber
2021-01-22soc/intel/commmon: Include Alder Lake device IDsVarshit Pandya
2021-01-18soc/intel/common/pcie: Allow pcie_rp_group table to be non-contiguousFurquan Shaikh
2021-01-12soc/intel/common/pcie: Add helper function for getting mask of enabled portsFurquan Shaikh
2020-11-20soc/intel/common: Add PCIe Runtime D3 driver for ACPIDuncan Laurie
2020-08-05soc/intel/common: Include Alder Lake device IDsSubrata Banik
2020-07-28src: Never set ISA Enable on PCI bridgesAngel Pons
2020-07-12soc/intel/common/block/pcie: Select ASPM on mainboard basisChristian Walter
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-04-06soc/intel/common: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-18soc: Remove copyright noticesPatrick Georgi
2020-02-25soc/intel/common: Update Jasper Lake Device IDsMeera Ravindranath
2020-01-22soc/intel/common: Add Elkhartlake Device IDsTan, Lean Sheng
2019-12-13soc/intel/common: Add PCI device IDs for CMP-HGaggery Tsai
2019-12-10soc/intel/common: Add Jasperlake Device IDsrkanabar
2019-11-16soc/intel: Implement PCIe RP devicetree update based on LCAPNico Huber
2019-11-05soc/intel/common: Include Tigerlake device IDsRavi Sarawadi
2019-10-01intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROLKyösti Mälkki
2019-09-06soc/intel/skylake: Add Lewisburg family PCH supportMaxim Polyakov
2019-03-27device/pciexp_device: Convert LTR non-snoop/snoop value into common macroSubrata Banik
2019-03-21{northbridge, soc, southbridge}/intel: Make use of generic set_subsystem()Subrata Banik
2019-03-19Fix 'unsigned int' to bare use of 'unsigned'Subrata Banik
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-02-26soc/intel/common: Include cometlake PCH IDsRonak Kanabar
2018-11-19soc/intel/{common, skylake}: Make ASPM enabling as common PCH featureSubrata Banik
2018-11-07soc/intel/common: Include Icelake device IDsAamir Bohra
2018-10-17soc/intel/cannonlake: Add new cannon lake PCH-H supportpraveen hodagatta pranesh
2018-09-18soc/intel/common/block: Don't use device_t in ramstageElyes HAOUAS
2018-04-20pci: Move inline PCI functions to pci_ops.hPatrick Rudolph
2017-12-13soc/intel/common/block: Add option to have subsystem_id in common pci driverSubrata Banik
2017-08-04soc/intel/common: Add Cannonlake pci ids for commonLijian Zhao
2017-05-22soc/intel/common: Add Intel PCIe common codeAamir Bohra