index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
cannonlake
/
lpc.c
Age
Commit message (
Expand
)
Author
2019-06-28
soc/intel/cannonlake: fix use of legacy 8254 timer
Matt DeVillier
2019-04-06
src: Use include <delay.h> when appropriate
Elyes HAOUAS
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-02-28
soc/intel/cannonlake: Add PCH series check for CML LP PCH
Maulik V Vaghela
2018-12-19
soc: Remove useless include <device/pci_ids.h>
Elyes HAOUAS
2018-11-18
soc/intel/{cnl, icl}: Remove unnecessary __SIMPLE_DEVICE__ check
Subrata Banik
2018-11-16
src: Remove unneeded include <console/console.h>
Elyes HAOUAS
2018-11-15
soc/intel/cannonlake: Make static IRQ mapping for PIC mode
Subrata Banik
2018-08-30
soc/intel/cannonlake: Update PMC base address for CNP H and LP
Maulik V Vaghela
2018-06-14
src: Get rid of device_t
Elyes HAOUAS
2018-04-19
soc/intel/cannonlake: Force LPC IO decode settings
Lijian Zhao
2018-01-17
soc/intel/cannonlake: Reserve PMC IO resources
Subrata Banik
2018-01-17
soc/intel/common: Add option to pass SoC IO resource
Subrata Banik
2018-01-16
soc/intel/cannonlake: Program DMI PCR settings
Lijian Zhao
2017-10-03
soc/intel/cannonlake: Add lpc pci driver
Lijian Zhao