index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
imgtec
Age
Commit message (
Expand
)
Author
2015-04-22
soc: select generic gpio lib on (almost) all non-x86 SOCs
Stefan Reinauer
2015-04-22
imgtec/pistachio: increase RAM CBFS cache size
Vadim Bendebury
2015-04-21
pistachio: Remove 50% DDR bandwidth restriction
Ionela Voinescu
2015-04-21
pistachio: Decrease DDR ODT from 75R to 50R
Ionela Voinescu
2015-04-21
pistachio: clean DDR2 initialization code
Ionela Voinescu
2015-04-21
pistachio: add clock setup for all I2C interfaces
Ionela Voinescu
2015-04-21
urara: Identity map DRAM/SRAM
Andrew Bresticker
2015-04-21
imgtec/pistachio: Add spi_crop_chunk()
Patrick Georgi
2015-04-17
pistachio: Move console UART to a Kconfig variable
David Hendricks
2015-04-17
pistachio: add DDR2 initialization code
Ionela Voinescu
2015-04-17
pistachio: report UART register width
Vadim Bendebury
2015-04-17
uart: pass register width in the coreboot table
Vadim Bendebury
2015-04-14
pistachio: implement clock setup for I2C0
Ionela Voinescu
2015-04-14
pistachio: Fix ROM clock base address
Ionela Voinescu
2015-04-14
urara: add clock setup for MIPS CPU, ROM and Ethernet
Ionela Voinescu
2015-04-14
pistachio: fix clocks setup code
Ionela Voinescu
2015-04-14
pistachio: Use 1.8433179 MHz for UART refclk
David Hendricks
2015-04-14
pistachio: increase size of bootblock to 18 KB
Ionela Voinescu
2015-04-14
pistachio: change memory layout as to allow bigger CBFS cache
Ionela Voinescu
2015-04-14
pistachio: spi: use same clock edge for RX and TX
Ionela Voinescu
2015-04-14
urara: Configure clocks and MFIOs
Ionela Voinescu
2015-04-14
CBFS: Automate ROM image layout and remove hardcoded offsets
Julius Werner
2015-04-13
spi: support controllers with limited transfer size capabilities
Vadim Bendebury
2015-04-13
urara: add support for DMA coherent memory area
Ionela Voinescu
2015-04-13
pistachio: increase the size of romstage to 36K
Ionela Voinescu
2015-04-09
pistachio: add timer frequency for SOC; correct platform ID
Ionela Voinescu
2015-04-09
pistachio: add SOC descriptor
Vadim Bendebury
2015-04-09
pistachio: modify memory layout
Vadim Bendebury
2015-04-09
pistachio: set correct CBMEM top address
Vadim Bendebury
2015-04-09
pistachio: allow more room for bootblock
Vadim Bendebury
2015-04-09
pistachio: implement timer support
Vadim Bendebury
2015-04-07
pistachio: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-04-07
kconfig: drop intermittend forwarder files
Stefan Reinauer
2015-04-06
New mechanism to define SRAM/memory map with automatic bounds checking
Julius Werner
2015-04-02
pistachio: add gpio type definition
Vadim Bendebury
2015-04-02
urara: Fix CBFS header definitions
Vadim Bendebury
2015-03-30
imgtec/pistachio: Bring uart driver to modern standards
Patrick Georgi
2015-03-28
pistachio: don't open code ramstage loading
Aaron Durbin
2015-03-27
soc/imgtec/pistachio: Add IMGTEC SPI controller driver
Ionela Voinescu
2015-03-27
urara: use proper SOC name
Vadim Bendebury
2015-03-23
mips: fix bootblock stack definitions
Vadim Bendebury
2015-03-23
danube: Use the generic timer interface
Vadim Bendebury
2015-03-23
danube: use SOC specific rom stage code
Vadim Bendebury
2015-03-21
danube: prepare SOC directory for urara
Vadim Bendebury
2015-03-21
imgtec/danube: Add support for ImgTec Danube SoC
Paul Burton