summaryrefslogtreecommitdiff
path: root/src/northbridge
AgeCommit message (Expand)Author
2021-04-10nb/intel/x4x/dq_dqs.c: Fix typo in variable nameAngel Pons
2021-04-10nb/intel/x4x: Correct sync DLL phase searchAngel Pons
2021-04-10nb/intel/pineview: Replace remaining BAR accessorsAngel Pons
2021-04-10nb/intel/pineview: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel/ironlake: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel: Replace remaining BAR accessorsAngel Pons
2021-04-10nb/intel/sandybridge: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel/haswell: Use new fixed BAR accessorsAngel Pons
2021-04-10nb/intel/common/fixed_bars.h: Add new read/write accessorsAngel Pons
2021-04-10nb/intel: Factor out remaining MCHBAR macrosAngel Pons
2021-04-06nb/intel/i440bx: Enable bootblock consoleKeith Hui
2021-04-06arch/x86: Provide readXp/writeXp helpers in arch/mmio.hAngel Pons
2021-04-06nb/intel/haswell: Ensure MCH has acked raminitAngel Pons
2021-04-05nb/intel/sandybridge: Drop `pci_mmio_size`Angel Pons
2021-04-05nb/intel/ironlake: Drop `pci_mmio_size`Angel Pons
2021-04-05nb/intel/sandybridge: Rename `pdwm_mode` enumAngel Pons
2021-04-05nb/intel/i945/raminit.c: Replace `DIMM0`Angel Pons
2021-04-05nb/intel/i945: Refactor `dump_spd_registers` functionAngel Pons
2021-04-05device/dram/ddr3: Get rid of useless typedefsAngel Pons
2021-04-02nb/intel/pineview: Correct COMP register writeAngel Pons
2021-03-28nb/intel/pineview/raminit.c: Correct clkset1 programmingAngel Pons
2021-03-28nb/intel/pineview: Correct HICLKGTCTL writeAngel Pons
2021-03-28nb/intel/pineview: Drop MCHBAR macro from DMIBAR accessAngel Pons
2021-03-28nb/intel/ironlake/quickpath.c: Correct one valueAngel Pons
2021-03-28nb/intel/ironlake: Drop copy-pasted finalisation stepsAngel Pons
2021-03-28nb/intel/haswell: Replace `DMIBAR64` and `EPBAR64`Angel Pons
2021-03-25nb/intel/haswell: Move USB config API into Lynx PointAngel Pons
2021-03-25nb/intel/haswell: Decouple mainboard USB config from MRCAngel Pons
2021-03-23nb/intel/haswell: Limit mainboard USB config array lengthsAngel Pons
2021-03-23nb/intel/haswell: Use unshifted SPD addresses in mainboardsAngel Pons
2021-03-23nb/intel/haswell: Confine `pei_data` uses to raminit.cAngel Pons
2021-03-19nb/intel/haswell: Consolidate memory-down SPD handlingAngel Pons
2021-03-19mb/google/slippy: Correct memory-down SPD handlingAngel Pons
2021-03-15sb/intel/lynxpoint: Move S3 check out of `early_pch_init`Angel Pons
2021-03-15sb/intel/lynxpoint: Replace HPET_ADDRAngel Pons
2021-03-10nb/intel/haswell: Finalize northbridge in ramstageAngel Pons
2021-03-10nb/intel/haswell/pcie.c: Add missing pre-ASPM initAngel Pons
2021-03-07nb/intel/haswell: Indent PCI ops with tabsAngel Pons
2021-03-01nb/intel/sandybridge: Clean up `dram_timing` functionAngel Pons
2021-03-01nb/intel/haswell: Fix DPR size handlingTim Wawrzynczak
2021-03-01nb/intel/sandybridge: Ensure tXP and tXPDLL do not overflowAngel Pons
2021-03-01memory_info.h: Store SMBIOS error correction typeAngel Pons
2021-02-27nb/intel/ironlake: Avoid casting pointers to structsAngel Pons
2021-02-27nb/intel/ironlake: Handle broken ME firmwareAngel Pons
2021-02-24nb/intel/ironlake: Rewrite early QPI initAngel Pons
2021-02-24nb/intel/haswell/northbridge.c: Correct DPR handlingAngel Pons
2021-02-24nb/intel/ironlake: Correct even more replay issuesAngel Pons
2021-02-24nb/intel/ironlake: Relocate early QuickPath initAngel Pons
2021-02-24nb/intel/ironlake: Deduplicate programming 274/265 valuesAngel Pons
2021-02-24nb/intel/ironlake: Split out some QuickPath init codeAngel Pons
2021-02-24nb/intel/ironlake: Remove unnecessary declarationAngel Pons
2021-02-24nb/intel/ironlake: Fix more replay issuesAngel Pons
2021-02-24nb/intel/ironlake: Fix some replay issuesAngel Pons
2021-02-24nb/intel/ironlake: Correct `set_4cf`Angel Pons
2021-02-24device/device.c: Rename .disable to .vga_disableArthur Heymans
2021-02-24nb/intel/haswell/pcie.c: remove disable NOPArthur Heymans
2021-02-24nb/intel/sandybridge/pcie.c: remove disable NOPArthur Heymans
2021-02-23nb/intel/ironlake: Drop redundant clear of SLP_TYPKyösti Mälkki
2021-02-23nb/intel/x4x: Use a variable for s3resumeKyösti Mälkki
2021-02-23nb/intel/x4x,sandybridge: Move INITRAM timestampsKyösti Mälkki
2021-02-23nb/intel/x4x,sandybridge: Move romstage_handoff_init() callKyösti Mälkki
2021-02-23nb/intel/haswell: Use cbmem_recovery()Kyösti Mälkki
2021-02-22nb/intel/sandybridge: Remove stale FIXME about ECC supportAngel Pons
2021-02-22nb/intel/ironlake: Do not call `collect_system_info` twiceAngel Pons
2021-02-18nb/intel/pineview: Drop unused `GPIO32` macroAngel Pons
2021-02-18nb/intel/sandybridge: Use 133 MHz ref clock for DDR3-2400Angel Pons
2021-02-18nb/intel/sandybridge: Clean up `dram_freq` functionAngel Pons
2021-02-18nb/intel/haswell: Drop incorrect MMIO_PAVP_MSG writeAngel Pons
2021-02-16nb/intel/i945: Use UPMC4 macroElyes HAOUAS
2021-02-16nb/intel: Add missing <types.h>Elyes HAOUAS
2021-02-16nb/intel: Remove unused <string.h>Elyes HAOUAS
2021-02-16nb/intel/sandybridge: Fix description of auto-precharge bitAngel Pons
2021-02-16vc/google/chromeos: Always use CHROMEOS_RAMOOPS_DYNAMICKyösti Mälkki
2021-02-16nb,soc/intel: Switch to CHROMEOS_RAMOOPS_DYNAMICKyösti Mälkki
2021-02-16nb/intel/sandybridge,haswell: Use chromeos_reserve_ram_oops()Kyösti Mälkki
2021-02-16nb/i945/raminit.c: Don't hard code 'bool integrated_graphics'Elyes HAOUAS
2021-02-15src: use ARRAY_SIZE where possiblePatrick Georgi
2021-02-15src/nb: Remove unused <console/console.h>Elyes HAOUAS
2021-02-15nb/intel/sandybridge: Correct description of QCLKAngel Pons
2021-02-12nb/intel/haswell/pei_data.h: Define `SPD_LEN`Angel Pons
2021-02-12nb/intel/haswell: Drop unused function declarationAngel Pons
2021-02-12haswell: Drop `mainboard_fill_pei_data`Angel Pons
2021-02-12nb/intel/common/fixed_bars.h: Add casts to `uintptr_t`Angel Pons
2021-02-12nb/intel/haswell: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-11sb/intel/ibexpeak: Drop Global NVS supportAngel Pons
2021-02-11src: Remove unused <cpu/intel/model_206ax/model_206ax.h>Elyes HAOUAS
2021-02-11src: Remove unused <arch/cpu.h>Elyes HAOUAS
2021-02-11nb/intel/{haswell,sandybridge}/*/mchbar.h: Fix typo in commentElyes HAOUAS
2021-02-10nb/intel/i945: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/x4x: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/pineview: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/ironlake: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/sandybridge: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/x4x: Correct DDR3 turnaround tableAngel Pons
2021-02-07nb/intel/x4x: Constify write leveling arraysAngel Pons
2021-02-07nb/intel/x4x: Update write leveling commentAngel Pons
2021-02-07nb/intel/pineview: Rewrite hex values in lowercaseAngel Pons
2021-02-07nb/intel/pineview: Delete rude and useless commentAngel Pons
2021-02-07nb/intel/pineview: Clean up FIXMEs in raminitNico Huber
2021-02-07nb/intel/x4x: Constify DDR2 ODT tableAngel Pons
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-23 17:37:10 +0000