summaryrefslogtreecommitdiff
path: root/src/northbridge/intel
AgeCommit message (Expand)Author
2013-12-07haswell: Add ACPI support for Controllable TDPDuncan Laurie
2013-12-07haswell: Misc power management setup and fixesDuncan Laurie
2013-12-05haswell: pull in the init code for FUIRonald G. Minnich
2013-12-04Add Intel FSP northbridge support Sandybridge and IvybridgeMarc Jones
2013-12-02global: Fix usage of get_option() to make use of CB_CMOS_ codesAlexandru Gagniuc
2013-12-02haswell: Update pei_data to match ref codeDuncan Laurie
2013-12-01Add DDR refresh config to pei data structure.Shawn Nematbakhsh
2013-11-25haswell: Add magic to turn on grahpics in normal modeDuncan Laurie
2013-11-25haswell: update pei_data data structureAaron Durbin
2013-11-25Support for nehalem northbridgeVladimir Serbinenko
2013-11-24haswell: Update GT PM register valueDuncan Laurie
2013-11-24Northbridge: i945: Native VGA init: print the GMA and GTT addressesPeter Stuge
2013-11-24Northbridge: i945: Native VGA init: use UMA addressPeter Stuge
2013-11-24lenovo/x60: native vga init: fix code style issues.Denis 'GNUtoo' Carikli
2013-11-05northbridge/intel/i945/raminit.c: Remove set but unused variable `reg16`Paul Menzel
2013-10-15CBMEM: Define cbmem_top() just once for x86Kyösti Mälkki
2013-10-14Revert "CBMEM: Always have early initialisation"Kyösti Mälkki
2013-09-21CBMEM: Always have early initialisationKyösti Mälkki
2013-09-11CBMEM x86: Unify get_cbmem_toc()Kyösti Mälkki
2013-09-11CBMEM: Unify get_top_of_ram()Kyösti Mälkki
2013-09-11CBMEM northbridges: Remove references to global high_tables_baseKyösti Mälkki
2013-09-10intel/i5000: remove explicit pcie config accessesKyösti Mälkki
2013-09-10intel/i945 intel/i82801gx: remove explicit pcie config accessesKyösti Mälkki
2013-09-10intel/gm45: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-08-29Sandybridge/Ivybridge: Unify and fix Kconfig defaultsStefan Reinauer
2013-08-24Add pci_devfn_t and use with __SIMPLE_DEVICE__Kyösti Mälkki
2013-08-09intel/sandybridge intel/bd82x6x: remove explicit pcie config accessesKyösti Mälkki
2013-08-01Add directive __SIMPLE_DEVICE__Kyösti Mälkki
2013-07-31Drop unused EXTERNAL_MRC_BLOBStefan Reinauer
2013-07-11Set PCI bus operations at buildtime for ramstageKyösti Mälkki
2013-07-10usbdebug: Move ehci_debug_info allocationKyösti Mälkki
2013-07-10FUI: reorganize include filesRonald G. Minnich
2013-07-10Drop some duplicates of PCI-e config functionsKyösti Mälkki
2013-07-10Fix MMCONF_SUPPORT_DEFAULT for ramstageKyösti Mälkki
2013-07-09fox_wtm2: First step support for coreboot-based graphics startupRonald G. Minnich
2013-07-09FOX_WTM2: First pass at FUI.Ronald G. Minnich
2013-07-04intel/i5000: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-07-04Move select MMCONF_SUPPORT under northbridge (fix)Kyösti Mälkki
2013-07-04intel/i945: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-07-04intel/sandybridge intel/ivybridge: Use MMCONF_SUPPORT_DEFAULTKyösti Mälkki
2013-07-03Move select MMCONF_SUPPORT under northbridgeKyösti Mälkki
2013-07-02Intel GM45, 945, Sandy Bridge: Unify `delay.c` and `udelay.c`Paul Menzel
2013-06-28Add support to enable/disable builtin GbE (again)Stefan Reinauer
2013-06-27Revert "Add support to enable/disable builtin GbE"Kyösti Mälkki
2013-06-25intel/sch: Use MMCONF_BASE_ADDRESSKyösti Mälkki
2013-06-22intel/sandybridge: Locate CBMEM TOC early in ramstageKyösti Mälkki
2013-06-21Add support to enable/disable builtin GbEStefan Reinauer
2013-06-20sandybridge: Store MRC cache in CBFSPatrick Georgi
2013-06-07i945: Add Display defines for int15h handler.Denis 'GNUtoo' Carikli
2013-06-05Intel 945: Select LAPIC_MONOTONIC_TIMER for X86EMU_DEBUG_TIMINGSDenis 'GNUtoo' Carikli
2013-06-04Move the MARK_GRAPHICS_MEM_WRCOMB to x86 architectureRonald G. Minnich
2013-06-03haswell: fix overflow handling TOUUDAaron Durbin
2013-05-25Intel GM45, 945, SNB: Move `multiply_to_tsc()` to `tsc.h`Ronald G. Minnich
2013-05-23Intel Sandy Bridge: udelay.c: Change comparison from <= to <Paul Menzel
2013-05-22intel/gm45: Add more debug output to read/write trainingNico Huber
2013-05-22intel/gm45: Handle overflows during DDR3 write trainingNico Huber
2013-05-22intel/gm45: Refactor DDR3 write trainingNico Huber
2013-05-22intel/gm45: Handle overflows during DDR3 read trainingNico Huber
2013-05-22intel/gm45: Refactor DDR3 read trainingNico Huber
2013-05-22intel/gm45: Fix interpretation of VT-d disable bitNico Huber
2013-05-21intel/i5000: Remove unused copy of udelay.cNico Huber
2013-05-10Get rid of a number of __GNUC__ checksStefan Reinauer
2013-05-10northbridge/intel/i5000/udelay.c: Remove unused header `console.h`Paul Menzel
2013-05-10Drop prototype guarding for romccStefan Reinauer
2013-05-07haswell: use tsc for udelay()Aaron Durbin
2013-05-01boot: remove cbmem_post_handling()Aaron Durbin
2013-04-18Intel i945: ACPI: Add _OSC methodDenis 'GNUtoo' Carikli
2013-04-16Lenovo ThinkPad X60: Add Native VGA init.Denis 'GNUtoo' Carikli
2013-04-03sandybridge: enable ROM cachingAaron Durbin
2013-03-29sandybridge: add option to mark graphics memory write-combining.Aaron Durbin
2013-03-29haswell: add option to mark graphics memory write-combining.Aaron Durbin
2013-03-29x86: add new mtrr implementationAaron Durbin
2013-03-23resources: introduce reserved_ram_resource()Aaron Durbin
2013-03-22haswell: use dynamic cbmemAaron Durbin
2013-03-22coreboot: dynamic cbmem requirementAaron Durbin
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-03-21haswell/lynxpoint: Use new PCH/PM helper functionsDuncan Laurie
2013-03-21haswell: Drop the device ID check in graphics init pathDuncan Laurie
2013-03-21haswell: add multipurpose SMM memory regionAaron Durbin
2013-03-21haswell: use s3_resume field in romstage_handoffAaron Durbin
2013-03-21haswell: cbmem_get_table_location() implementationAaron Durbin
2013-03-20haswell: drop memory reservation for sandybridge GPU bugDuncan Laurie
2013-03-18haswell: move call site of save_mrc_data()Aaron Durbin
2013-03-18haswell: remove unused sys_info structureAaron Durbin
2013-03-18haswell: adjust CAR usageAaron Durbin
2013-03-18haswell: fix ACPI MCFG tableAaron Durbin
2013-03-18haswell: enable caching before SMM initializationAaron Durbin
2013-03-17haswell platforms: restructure romstage mainAaron Durbin
2013-03-17haswell: include TSEG region in cacheable memoryAaron Durbin
2013-03-17i945: Replace some two magic values by defined namesPatrick Georgi
2013-03-16haswell: don't add a 0-sized memory range resourceAaron Durbin
2013-03-15Google Link: Add remaining code to support native graphicsRonald G. Minnich
2013-03-15haswell: Fix BDSM and BGSM indicies in memory mapAaron Durbin
2013-03-15haswell: reserve default SMRAM spaceAaron Durbin
2013-03-15haswell: resource allocationAaron Durbin
2013-03-14haswell: more ULT/LP support and minor tweaksDuncan Laurie
2013-03-14haswell: Add VGA PCI ID mappingsAaron Durbin
2013-03-14haswell: Add ULT device IDsDuncan Laurie
2013-03-14graysreef: update platform informationAaron Durbin
2013-03-14haswell: remove explicit pcie config accessesAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-13 23:44:38 +0000