index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
Age
Commit message (
Expand
)
Author
2018-08-01
northbridge/sandybridge: add MCHBAR32 AND/OR/AND_OR access macros
Felix Held
2018-08-01
nb/intel/sandybridge: Don't use PCI operations on the pci_domain device
Arthur Heymans
2018-07-30
nb/intel/gm45: Use common code for SMM in TSEG
Arthur Heymans
2018-07-29
sandybridge/raminit_common: use MCHBAR32 macro everywhere
Felix Held
2018-07-29
sandybridge/raminit: use MCHBAR32 macro everywhere
Felix Held
2018-07-29
sandybridge: add brackets to MCHBAR/EPBAR/DMIBAR access macros
Felix Held
2018-07-29
nb/intel/sandybridge: Bump MRC_CACHE_VERSION
Patrick Rudolph
2018-07-28
nb/intel/sandybridge/report_platform: Move remaining code to sb folder
Patrick Rudolph
2018-07-28
nb/intel/sandybridge: Move CPU report to cpu folder
Patrick Rudolph
2018-07-28
intel/sandybridge: Don't hardcode platform type
Patrick Rudolph
2018-07-26
nb/intel/sandybridge/raminit: Fix SMBIOS 17 bus width
Patrick Rudolph
2018-07-26
nb/intel/sandybridge/raminit: Fix PDWN_mode on desktops
Patrick Rudolph
2018-07-25
drivers/tpm: Add TPM ramstage driver for devices without vboot.
Philipp Deppenwiese
2018-07-25
nb/intel/sandybridge/raminit: Fix non ASCII char
Patrick Rudolph
2018-07-25
nb/intel/sandybridge/raminit: Set REFIx9 according to spec
Patrick Rudolph
2018-07-02
src/nb: Fix non-local header treated as local
Elyes HAOUAS
2018-06-30
arch/x86/acpi: Add DMAR RMRR helper functions
Matt DeVillier
2018-06-21
Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"
Arthur Heymans
2018-06-06
arch/x86: Make RELOCATABLE_RAMSTAGE the default
Kyösti Mälkki
2018-06-05
cpu/intel/model_206ax: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-04
security/tpm: Unify the coreboot TPM software stack
Philipp Deppenwiese
2018-06-04
src: Use "foo *bar" instead of "foo* bar"
Elyes HAOUAS
2018-06-04
nb/intel: Use postcar_frame_add_romcache()
Nico Huber
2018-06-04
northbridge/intel: Remove unneeded includes
Elyes HAOUAS
2018-05-31
{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriate
Nico Huber
2018-05-29
src/northbridge: Add and update license headers
Martin Roth
2018-05-24
nb/intel/sandybridge: Get rid of device_t
Elyes HAOUAS
2018-05-08
{mb,nb,soc}: Remove references to pci_bus_default_ops()
Nico Huber
2018-04-30
nb/intel/sandybridge: Get rid of device_t
Elyes HAOUAS
2018-04-20
pci: Move inline PCI functions to pci_ops.h
Patrick Rudolph
2018-04-16
nb/intel/sandybridge: support more XMP timings
Dan Elkouby
2018-04-13
nb/intel/sandybridge/peg: Add PEG driver stub
Patrick Rudolph
2018-04-11
Revert "model_206ax: Use parallel MP init"
Arthur Heymans
2018-04-11
model_206ax: Use parallel MP init
Arthur Heymans
2018-04-10
cpu/intel/sandybridge: Put stage cache into TSEG
Arthur Heymans
2018-02-27
sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location
Arthur Heymans
2018-02-06
nb/intel/sandybridge: Always use the same MMCONF_BASE_ADDRESS
Arthur Heymans
2018-02-02
nb/intel/sandybridge: Add required space before opening parenthesis '('
Elyes HAOUAS
2018-01-31
nb/intel/*.h: Remove left-over register definitions
Patrick Rudolph
2018-01-26
nb/intel/sandybridge: Use common mrc cache functions
Arthur Heymans
2018-01-23
sb/intel/bd82x6x: Reduce function-disable mess
Nico Huber
2018-01-18
security/tpm: Change TPM naming for different layers.
Philipp Deppenwiese
2018-01-18
security/tpm: Move tpm TSS and TSPI layer to security section
Philipp Deppenwiese
2017-12-20
intel/gma: fix RPNFREQ_VAL bitmask
Felix Held
2017-10-28
3rdparty/lib{hwbase,gfxinit}: Update to latest master
Nico Huber
2017-10-28
drivers/intel/gma: Put gma_gfxinit() into its own header
Nico Huber
2017-10-22
security/vboot: Move vboot2 to security kconfig section
Philipp Deppenwiese
2017-10-19
nb/sandybridge: Add a kconfig option to ignore XMP max DIMMs
Vagiz Trakhanov
2017-10-16
sandybridge/acpi: remove unnessary check of PCI IDs
Vagiz Trakhanov
2017-10-16
nb/intel: Add Ivy Bridge Server (Xeon-E3v2) PCI IDs
Vagiz Trakhanov
2017-10-12
nb/intel/sandybridge/raminit: Fix setting scramble seed for CH1
Arthur Heymans
2017-10-03
nb/intel/sandybridge: Refactor dram_dimm_mapping()
Nico Huber
2017-09-27
nb/intel/sandybridge/raminit: Improve readability
Patrick Rudolph
2017-09-14
device: acpi_name() should take a const struct device
Aaron Durbin
2017-08-14
nb/intel/sandybridge/gma: Fix S3 resume
Patrick Rudolph
2017-08-11
drivers/intel/gma/opregion: migrate from nb/common
Matt DeVillier
2017-08-10
nb/intel/sandybridge/raminit: Add Kconfig option for fuses
Patrick Rudolph
2017-08-07
nb/intel/*/gma.c: Use macros for GMBUS numbers
Arthur Heymans
2017-08-06
sb/intel/*: Use common SMBus functions
Arthur Heymans
2017-07-30
intel/sandybridge: Clean VGA BIOS ids up a little
Nico Huber
2017-07-30
intel/sandybridge: Gather MMCONF_BASE_ADDRESS defaults
Nico Huber
2017-07-13
Rename __attribute__((packed)) --> __packed
Stefan Reinauer
2017-07-12
nb/intel/sandybridge/gma: Set ASLS on S3 resume
Patrick Rudolph
2017-07-12
drv/intel/gma/opregion: Add interface for GNVS ASLB handling
Patrick Rudolph
2017-06-27
nb/intel: add IS_ENABLED() around Kconfig symbol references
Martin Roth
2017-06-27
nb/intel/sandybridge: Fill in acpi_name
Patrick Rudolph
2017-06-22
nb/intel/sandybridge/raminit: Fix dual DIMM command rate
Patrick Rudolph
2017-06-15
nb/intel/sandybridge/gma: Use common init_igd_opregion method
Patrick Rudolph
2017-06-12
nb/intel/ivybridge: Improve CAS freq selection
Arthur Heymans
2017-06-12
nb/intel/sandybridge: Improve CAS freq selection
Arthur Heymans
2017-06-09
cpu/intel/model_206ax: Use tsc monotonic timer
Patrick Rudolph
2017-06-08
device/Kconfig: Put gfx init methods into a `choice`
Nico Huber
2017-06-08
nb/intel/sandybridge/raminit: Advertise correct frequency
Patrick Rudolph
2017-06-04
Kconfig: Add choice of framebuffer mode
Nico Huber
2017-06-02
Kconfig: Introduce HAVE_(VBE_)LINEAR_FRAMEBUFFER
Nico Huber
2017-06-02
Kconfig: Rework MAINBOARD_HAS_NATIVE_VGA_INIT_TEXTMODECFG
Nico Huber
2017-05-20
nb/intel/sandybridge: Use macros to determine min and max of timA
Arthur Heymans
2017-05-19
nb/intel/sandybridge: Hide additional nb devices
Patrick Rudolph
2017-05-05
nb/intel/sandybridge/early_init: Use register name
Patrick Rudolph
2017-05-05
nb/intel/sandybridge/romstage: Use register name
Patrick Rudolph
2017-05-01
nb/intel/sandybridge/gma: Set up OpRegion in nb code
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Fix odt stretch
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Always run quick_ram_check
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Reduce log level
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Fix normalize_training
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Add default values
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Add debugging output
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Add 100MHz refclock support
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Use Ivy Bridge specific values
Patrick Rudolph
2017-04-03
nb/intel: Deduplicate vbt header
Patrick Rudolph
2017-03-28
vboot: Select SoC-specific configuration for all Chrome OS boards
Julius Werner
2017-03-27
nb/intel/sandybridge: Use DIV_ROUND_UP macro to select timings
Arthur Heymans
2017-01-06
nb/intel/*/northbridge.c: Remove #include <device/hypertransport.h>
Arthur Heymans
2016-12-16
nb/intel/sandybridge/raminit: Separate Sandybridge and Ivybridge
Patrick Rudolph
2016-12-09
intel/sandybridge: Use postcar_frame for MTRR setup
Kyösti Mälkki
2016-12-08
nb/intel/sandybridge: Lock PAVPC
Dennis Wassenberg
2016-12-07
MMCONF_SUPPORT: Drop redundant logging
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Consolidate resource registration
Kyösti Mälkki
2016-12-07
MMCONF_SUPPORT: Flip default to enabled
Kyösti Mälkki
2016-12-07
PCI ops: MMCONF_SUPPORT_DEFAULT is required
Kyösti Mälkki
[next]