index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
fsp_sandybridge
Age
Commit message (
Expand
)
Author
2014-08-04
northbridge/intel: Out of bounds write to array in gma.h
Edward O'Callaghan
2014-07-23
src/.../Kconfig: various small fixes to texts
Daniele Forsi
2014-07-17
northbridge,Makefile.inc: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-07-17
northbridge,ASL: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-07-08
northbridge: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-05-21
baytrail: Fix some minor errors in FSP
David Hendricks
2014-05-19
intel: Remove GFXUMA and related global variables
Kyösti Mälkki
2014-05-17
build: separate CPPFLAGS from CFLAGS
Patrick Georgi
2014-05-17
build: CPPFLAGS is more common than INCLUDES
Patrick Georgi
2014-05-14
intel: Drop obsolete comments on MTRR usage
Kyösti Mälkki
2014-05-09
cougar_canyon2: Switch CPU/NB/SB to the shared FSP code
Martin Roth
2014-02-25
Remove CACHE_ROM.
Vladimir Serbinenko
2014-02-24
intel/*/acpi: Increase range length of MCHBAR buffer to 32 kB
Paul Menzel
2014-02-11
Move hexdump32() to lib/hexdump.
Kyösti Mälkki
2014-01-12
lib/cbfs_core.c: Supply size of file as well in cbfs_get_file_content
Vladimir Serbinenko
2013-12-04
Add Intel FSP northbridge support Sandybridge and Ivybridge
Marc Jones