index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
lenovo
/
g505s
/
romstage.c
Age
Commit message (
Expand
)
Author
2019-12-09
AGESA,binaryPI: Move PORT80 selection to C bootblock
Kyösti Mälkki
2017-03-28
lenovo/g505s: Switch away from AGESA_LEGACY
Kyösti Mälkki
2017-03-07
AGESA: Add agesa_helper.h header
Kyösti Mälkki
2016-12-01
AGESA: Switch to MMCONF_SUPPORT_DEFAULT
Kyösti Mälkki
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-01-10
ACPI: Add acpi_is_wakeup_s3() for romstage
Kyösti Mälkki
2014-12-20
AGESA: Add amd_initcpuio() and amd_initmmio()
Kyösti Mälkki
2014-12-03
mainboard/lenovo/g505s/Kconfig: Remove HUDSON_LEGACY_FREE
Edward O'Callaghan
2014-12-03
AGESA: Trace execution with AGESA_EVENTLOG()
Kyösti Mälkki
2014-12-03
AGESA: Common agesawrapper for S3 resume
Kyösti Mälkki
2014-12-03
AGESA fam15tn / fam15rl / fam16kb: Move LPC decode enable for serial port
Kyösti Mälkki
2014-12-03
AGESA: Use common header for agesawrapper
Kyösti Mälkki
2014-11-27
mainboard/lenovo/g505s: New port Richland APU A10-5750M
Edward O'Callaghan