| Age | Commit message (Expand) | Author |
|---|---|---|
| 2018-10-10 | soc/cavium: dynamic UART initialization for cavium cn8100 | Jens Drenhaus |
| 2018-07-10 | soc/cavium: Add secondary CPU support | Patrick Rudolph |
| 2018-07-10 | soc/cavium/cn81xx: Set cntfrq_el0 | Patrick Rudolph |
| 2018-07-10 | mb/cavium/cn8100_sff_evb: Be verbose | Patrick Rudolph |
| 2018-07-10 | soc/cavium: Clean uart code | Patrick Rudolph |
| 2018-07-10 | cavium: Add CN81xx SoC and eval board support | David Hendricks |
 |
index : coreboot.git | |
| my copy of coreboot | User & |
| summaryrefslogtreecommitdiff |