index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
include
/
cpu
Age
Commit message (
Expand
)
Author
2013-02-18
AMD Family12h: Fix warnings
Martin Roth
2013-02-11
Intel: Replace MSR 0xcd with MSR_FSB_FREQ
Patrick Georgi
2013-02-09
speedstep: Deduplicate some MSR identifiers
Patrick Georgi
2012-12-06
Unify assembler function handling
Stefan Reinauer
2012-11-20
Unify use of bool config variables
Stefan Reinauer
2012-11-14
SMM: Avoid use of global variables in SMI handler
Duncan Laurie
2012-11-13
Pass the CPU index as a parameter to startup.
Ronald G. Minnich
2012-11-12
Fix gcc-4.7 building problem.
Han Shen
2012-11-05
Overhaul speedstep code
Nico Huber
2012-11-01
Merge cpu/intel/acpi.h into cpu/intel/speedstep.h
Nico Huber
2012-09-05
buildsystem: Make CPU microcode updating more configurable
Alexandru Gagniuc
2012-08-09
AMD northbridge: copy TOP_MEM and TOP_MEM2 for distribution
Kyösti Mälkki
2012-08-09
Synchronize rdtsc instructions
Stefan Reinauer
2012-08-07
Move cpus_ready_for_init() to AMD K8
Kyösti Mälkki
2012-07-31
Revert "Use broadcast SIPI to startup siblings"
Sven Schnelle
2012-07-25
SMM: rename tseg_fixup to tseg_relocate and export
Duncan Laurie
2012-07-24
SMM: Fix state save map for sandybridge and TSEG
Duncan Laurie
2012-07-24
Add code to read Intel microcode from CBFS
Vadim Bendebury
2012-07-04
Intel cpus: Extend cache to cover complete Flash Device
Kyösti Mälkki
2012-07-03
AGESA F15 wrapper for Trinity
zbao
2012-07-02
Use broadcast SIPI to startup siblings
Sven Schnelle
2012-07-02
Intel CPUs: execute microcode update only once per core
Kyösti Mälkki
2012-05-24
cbtypes.h: Unify cbtypes.h used in AMD board's code
Vikram Narayanan
2012-05-08
Clean up #ifs
Patrick Georgi
2012-04-27
SMM: unify mainboard APM command handlers
Stefan Reinauer
2012-04-27
cpu/cpu.h: add ROMCC guards
Stefan Reinauer
2012-04-26
Revamp Intel microcode update code
Stefan Reinauer
2012-04-25
Replace cache control magic numbers with symbols
Patrick Georgi
2012-04-06
Fixes and Sandybridge support for lapic cpu init
Stefan Reinauer
2012-04-04
Add support to run SMM handler in TSEG instead of ASEG
Stefan Reinauer
2012-04-03
Add support for Intel Turbo Boost feature
Stefan Reinauer
2012-03-30
Make MTRR min hole alignment 64MB
Duncan Laurie
2012-03-30
Add an option to keep the ROM cached after romstage
Stefan Reinauer
2012-03-29
Add infrastructure for global data in the CAR phase of boot
Gabe Black
2012-03-16
xchg is atomic with side-effects
Patrick Georgi
2012-03-08
Unify Local APIC address definitions
Patrick Georgi
2012-02-16
AGESA F15: AGESA family15 model 00-0fh cpu wrapper
Kerry Sheh
2012-01-10
MTRR: get physical address size from CPUID
Sven Schnelle
2011-11-01
remove trailing whitespace
Stefan Reinauer
2011-11-01
Remove XIP_ROM_BASE
Patrick Georgi
2011-10-28
Get rid of AUTO_XIP_ROM_BASE
Patrick Georgi
2011-09-15
Build warning fix for AMD Family 12
efdesign98
2011-09-12
Miscellaneous AMD F14 warning fixes
efdesign98
2011-08-04
cpu/intel/slot_1: Init L2 cache on SECC(2) CPUs.
Keith Hui
2011-07-13
Make AMD SMM SMP aware
Rudolf Marek
2011-06-28
Addition of Family12/SB900 wrapper code
efdesign98
2011-06-28
SMM: add guard and include types.h in cpu/x86/smm.h
Sven Schnelle
2011-06-15
SMM: don't overwrite SMM memory on resume
Sven Schnelle
2011-06-07
SMM: add defines for APM_CNT register
Sven Schnelle
2011-06-06
SMM: add mainboard_apm_cnt() callback
Sven Schnelle
2011-05-15
Cosmetic cleanup.
Scott Duplichan
2011-04-21
more ifdef -> if fixes
Stefan Reinauer
2011-04-21
some ifdef --> if fixes
Stefan Reinauer
2011-04-11
Unify use of post_code
Alexandru Gagniuc
2011-04-10
In 2007 Adrian Reber suggested that we drop ASSEMBLY in favor of __ASSEMBLER__.
Stefan Reinauer
2011-02-14
I missed a file that was part of the AMD AGESA CPU wrapper checkin, r6347.
Frank Vibrans
2011-01-19
Revert r5902 to make code more readable again. At least three people like to
Stefan Reinauer
2011-01-19
Now that the VIA code is run above 1Meg (like other boards), it should
Kevin O'Connor
2010-12-29
-Change the remaining GLIU1 port 5 register names from VIP (Video Input Port)
Nils Jacobs
2010-12-26
Replace Geode GX2 MSR addresses for GLCP on GLIU1 with names
Nils Jacobs
2010-12-26
Clean up Geode GX2 comments, whitespace and coding style. Trivial.
Nils Jacobs
2010-12-18
SMM for AMD K8 Part 1/2
Stefan Reinauer
2010-12-17
guard against the case that CONFIG_WAIT_BEFORE_CPUS_INIT is not defined at all.
Stefan Reinauer
2010-12-11
factor out cpu power management base into a separate file. And fix a bug in
Stefan Reinauer
2010-12-08
second round name simplification. drop the <component>_ prefix.
stepan
2010-11-18
For completeness sake: License header.
Patrick Georgi
2010-11-17
Move Intel power management related defines to some central location.
Patrick Georgi
2010-11-13
MTRR related improvements for AMD family 10h and family 0Fh systems
Scott Duplichan
2010-11-01
Change Geode GX2 to use the auto DRAM detect code from Geode LX.
Nils Jacobs
2010-11-01
GX2: Clean up some white space and comments.
Nils Jacobs
2010-10-12
Reduce duplicate definition in CAR code.
Warren Turkal
2010-10-01
Factor out common CAR asm snippets.
Uwe Hermann
2010-10-01
CAR simplifications, typos, readability improvements (trivial).
Uwe Hermann
2010-09-29
Factor out fill_processor_name() and strcpy() functions.
Uwe Hermann
2010-09-17
AMD Fam10 code breaks with gcc 4.5.0.
Scott Duplichan
2010-09-13
Generate multiboot tables from coreboot tables.
Juhana Helovuo
2010-08-30
We call this cache as ram everywhere, so let's call it the same in Kconfig
Stefan Reinauer
2010-08-03
Drop the USE_PRINTK_IN_CAR option. It's a bogus decision to make for any user /
Stefan Reinauer
2010-07-28
Let Geode GX2 use geode_post_code.h just like Geode LX
Nils Jacobs
2010-07-26
This patch converts the Geode GX2 boards to CAR.
Nils Jacobs
2010-07-08
Fix all warnings in the tree
Stefan Reinauer
2010-07-08
get rid of even more fam10 and k8 warnings.
Stefan Reinauer
2010-07-07
fix some more warnings
Stefan Reinauer
2010-06-10
This commit updates the Geode LX GLCP delay control setup from the v2 way to ...
Edwin Beasant
2010-05-19
cosmetic comment changes.
Stefan Reinauer
2010-05-16
Sorry for this for second time. Now compile tested for both cases ;)
Rudolf Marek
2010-05-16
Sorry for this. I fixed that reverting the change for ROMCC.
Rudolf Marek
2010-05-16
Following patch reworks car_disable into C. Tested, works here. I compared
Rudolf Marek
2010-05-14
clean up some prototypes
Stefan Reinauer
2010-05-09
Move includes to where they are needed. This allows to simplify
Patrick Georgi
2010-04-27
Since some people disapprove of white space cleanups mixed in regular commits
Stefan Reinauer
2010-04-25
a single place for the romstage stack for copy_and_run.
Stefan Reinauer
2010-04-25
drop "arch/asm.h" and "arch/intel.h" and create "cpu/x86/post_code.h"
Stefan Reinauer
2010-04-22
None of the cs5536 settings in devicetree.cb were ever used and nobody noticed.
Stefan Reinauer
2010-04-21
* clean up all but two warnings on artecgroup dbe61
Stefan Reinauer
2010-04-16
Fix a typo to remove a few more warnings.
Myles Watson
2010-04-15
Remove a few more warnings from fam10.
Myles Watson
2010-04-08
Cosmetically make init_cpus more similar for fam10 and K8.
Myles Watson
2010-04-07
move amd K8/Fam10 "bus detection" function prototypes to a common place.
Stefan Reinauer
2010-04-06
No warnings day, next round.
Stefan Reinauer
[prev]
[next]