summaryrefslogtreecommitdiff
path: root/src/drivers/intel/fsp1_1/raminit.c
AgeCommit message (Expand)Author
2019-07-13soc,southbridge/intel: Avoid preprocessor with HAVE_SMI_HANDLERKyösti Mälkki
2019-07-10drivers/intel/fsp1_1/raminit.c: Always check FSP HOBsFrans Hendriks
2019-06-22drivers: Add missing #include <commonlib/helpers.h>Elyes HAOUAS
2019-06-21drivers/intel/fsp: use ALIGN_UP instead of ALIGN for better readabilityFelix Held
2019-05-22post_code: add post code for memory errorKeith Short
2019-05-22post_code: add post code for invalid vendor binaryKeith Short
2019-05-07intel/fsp1_1: Move MRC cache pointers into `romstage_params`Nico Huber
2019-05-07intel/fsp1_1: Drop `boot_mode` from `pei_data`Nico Huber
2019-04-11drivers/intel/fsp1_1: Configure UART after memory initFrans Hendriks
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2018-11-26drivers/intel/fsp1_1/raminit.c: Report only when NVS HOB is missingFrans Hendriks
2018-10-22intel: Use CF9 reset (part 2)Patrick Rudolph
2018-10-18drivers/intel/fsp*: Use newly added post codes for memory param prepFurquan Shaikh
2018-10-08Move compiler.h to commonlibNico Huber
2018-04-24compiler.h: add __weak macroAaron Durbin
2017-10-22security/vboot: Move vboot2 to security kconfig sectionPhilipp Deppenwiese
2017-06-07src: change coreboot to lowercaseMartin Roth
2017-03-17drivers/intel/fsp1_1: Fix issues detected by checkpatchLee Leahy
2016-12-13intel MMA: Enable MMA with FSP2.0Pratik Prajapati
2016-07-28bootmode: Get rid of CONFIG_BOOTMODE_STRAPSFurquan Shaikh
2016-07-15drivers/intel/fsp1_1: align on using ACPI_Sx definitionsAaron Durbin
2016-01-28drivers/intel/fsp1_1: Remove extra include referencesLee Leahy
2016-01-19intel/skylake: do not save MRC data in recovery modeharidhar
2015-12-03intel/fsp: Add post codes for FSP phasesDuncan Laurie
2015-11-20intel: Add MMA feature in corebootPratik Prajapati
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-27FSP 1.1: Move common FSP codeLee Leahy