summaryrefslogtreecommitdiff
path: root/src/cpu/intel/socket_LGA775
AgeCommit message (Expand)Author
2024-01-24cpu: Rename Makefiles from .inc to .mkMartin Roth
2023-10-20x86: Add pre-memory stages CBFS cache scratchpad supportJeremy Compostella
2023-08-06cpu: Add SPDX license headers to MakefilesMartin Roth
2023-08-04cpu: Get rid of CPU_SPECIFIC_OPTIONSElyes Haouas
2023-05-25cpu/Kconfig: Remove MMX config optionArthur Heymans
2022-01-27cpu/intel/socket_LGA775: Drop 'select SSE'Elyes HAOUAS
2021-10-26cpu/x86: Introduce and use `CPU_X86_LAPIC`Felix Held
2021-10-26cpu/intel/socket_LGA775: Drop commented-out entriesFelix Held
2021-10-26cpu/intel/*/Kconfig: move selection of CPU_X86_CACHE_HELPERFelix Held
2021-10-26cpu/x86: Introduce `CPU_X86_CACHE_HELPER`Felix Held
2021-10-25cpu,soc/x86: always include cpu/x86/mtrr on x86 CPUs/SoCsFelix Held
2021-09-08cpu/x86/tsc: Deduplicate Makefile logicAngel Pons
2021-06-07cpu/intel/hyperthreading: Build only for selected modelsKyösti Mälkki
2021-05-18cpu/x86: Only include smm code if CONFIG_HAVE_SMI_HANDLER=yArthur Heymans
2021-02-02treewide [Kconfig]: Remove useless commentElyes HAOUAS
2021-01-28cpu/intel/socket_LGA775: Align CAR DCACHE_RAM_BASE to SIZEArthur Heymans
2021-01-21cpu/intel/socket_LGA775: Increase DCACHE_RAM_SIZEElyes HAOUAS
2019-11-25Drop superfluous C_ENVIRONMENT_BOOTBLOCK checksArthur Heymans
2019-11-15nb/intel/x4x: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2018-06-05nb/intel/x4x: Switch to POSTCAR_STAGEArthur Heymans
2018-06-02cpu/intel/car: Prepare for some POSTCAR_STAGE supportKyösti Mälkki
2016-12-10cpu/intel/lga775: Do not select model_6ex CPUArthur Heymans
2016-06-21intel/model_6ex: Prepare for dynamic CONFIG_RAMTOPKyösti Mälkki
2016-06-21intel/car/cache_as_ram_ht.inc: Prepare for dynamic CONFIG_RAMTOPKyösti Mälkki
2016-06-18intel/cache_as_ram_ht.inc: Fix includeKyösti Mälkki
2015-05-04cpu: get rid of socket source codeStefan Reinauer
2013-03-07Fix socket LGA775Kyösti Mälkki
2012-10-30Add support for socket LGA775Stefan Tauner