summaryrefslogtreecommitdiff
path: root/src/cpu/intel/smm/gen1
AgeCommit message (Expand)Author
2018-07-30cpu/intel/smm/gen1: Use correct MSR for model_6fx and model_1067xArthur Heymans
2018-07-24cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSxArthur Heymans
2018-04-11Revert "model_206ax: Use parallel MP init"Arthur Heymans
2018-04-11model_206ax: Use parallel MP initArthur Heymans
2018-04-10cpu/intel/sandybridge: Put stage cache into TSEGArthur Heymans
2017-08-19intel/smm/gen1: Backup default SMM areaKyösti Mälkki
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2017-06-28cpu/*: Add whitespace around '<<'Elyes HAOUAS
2017-03-16cpu/intel: Wrap lines at 80 columnsLee Leahy
2017-03-16cpu/intel: Fix brace issues detected by checkpatch.plLee Leahy
2017-03-16cpu/intel: Indent with tabsLee Leahy
2016-10-11cpu/intel/smm: Use CONFIG_SMM_TSEG_SIZENico Huber
2016-02-14CPU/intel: Add missing license headersDamien Roth
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-15cpu/mtrr.h: Fix macro names for MTRR registersAlexandru Gagniuc
2015-06-09Create i945-ivy smm tseg init based on ivy code.Vladimir Serbinenko
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-29 08:21:54 +0000