index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
amd
/
car
Age
Commit message (
Expand
)
Author
2006-05-04
fix the tree
Stefan Reinauer
2006-05-04
core range and set_init_ram_access
Yinghai Lu
2006-05-04
rm unused file
Yinghai Lu
2006-05-04
merge zrom to rom_stream and print olen ilen
Yinghai Lu
2006-05-03
oops! Slap me on the head for this one. Quick fix for ward until
Stefan Reinauer
2006-05-02
add automatic payload compression method to LinuxBIOS
Stefan Reinauer
2006-04-03
new cache_as_ram support
Yinghai Lu
2005-12-14
indirect jmp with *
Yinghai Lu
2005-12-14
support HDT disassembly when cache as ram auto stage
Yinghai Lu
2005-12-14
issue 51 and 52: set mtrr for ap before stop it, and _RAMBASE above 1M
Yinghai Lu
2005-12-09
make clear_1m_ram.c to support gcc 3 and gcc4
Yinghai Lu
2005-12-07
use CONFIG_LB_MEM_TOPK instead 1M hardcode from issue 50
Yinghai Lu
2005-12-02
1201_ht_bus0_dev0_fidvid_core.diff
Stefan Reinauer
2005-12-01
Applying 11_26_car_tyan.diff from Yinghai Lu.
Stefan Reinauer
2005-11-23
CAR patch from YH LU
Ronald G. Minnich
2005-07-08
eric patch
Yinghai Lu
2005-07-06
Revision: linuxbios@linuxbios.org--devel/freebios--devel--2.0--patch-51
arch import user (historical)