summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2006-10-04AMD Rev F supportYinghai Lu
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2435 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-25rename abuild.sh to abuild.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2434 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-24clean up epia targetsStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2433 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-21add irq for keyboard and mouse Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2432 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-21abuild manpage and other fixes from Uwe Hermann. Thank you!Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2431 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-20Lots of lx fixes. CLeanup mainly. THings now buildRonald G. Minnich
Signed-off-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2430 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-20This driver is a mistake, removing it.Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2429 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-19commit moire changesRonald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2428 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-19add targetRonald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2427 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-19add the msm800srv ; put the usb in the right place. Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2426 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-19put this in the right place.Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2425 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-19resize OLPC flashRonald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2424 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-19Fix the name for buildrom scriptRonald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2423 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-19add an OLPC target for qemuRonald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2422 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-18add the _lx flavor of the 5536. This will later be merged into the Ronald G. Minnich
cs5536, but I don't want to mess up the OLPC, and we really need the lx support NOW. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2421 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-18fix old bug in the src/devices/pci_device.c Ronald G. Minnich
add devices for the lx and artecgroup/dbe61 point artecgroup at cs5536_lx as it is so different. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2420 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-18A fix for hynix dram problems seen at 366/244Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2419 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-15run preprocessor on hand-crafted config files in abuild, tooStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2418 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-15add option to build autobuild images with real payloads Stefan Reinauer
instead of /dev/null. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2417 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-15fix variable name for ts5300Ronald G. Minnich
Signed-off-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2416 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-14fix stupid missing " typeRonald G. Minnich
Signed-off-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2415 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-14fix some really yuck stuff. Ronald G. Minnich
now things might work. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2414 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-14additions and mods for lzma. Carl-Daniel Hailfinger
Signed-off-by: Carl-Daniel Hailfinger Signed-off-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2413 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13changes for the lx and artecgroup moboIndrek Kruusa
Signed-off-by: Indrek Kruusa Approved-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2412 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13new presents from artec group :-)Indrek Kruusa
Signed-off-by: Indrek Kruusa git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2411 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13add file for dcon supportJordan Crouse
signed-off-by: Jordan Crouse Signed-off-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2410 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13Add DCON support.Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2409 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13fix cardbus interrups (signed off by Nick Barker)Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2408 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13- fix irq routing for epia-mii cardbus slot. (signed off by Nick Barker)Stefan Reinauer
- some minor cleanups git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2407 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13Slow down the clock, per Tom SyllaRonald G. Minnich
Signed-off-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2406 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13fix for qemu northbridge, from Ed SwierkRonald G. Minnich
Signed-off-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2405 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13warm boot patch from richard smith.Ronald G. Minnich
signed-off-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2404 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13Fix the irq_tables ronald g. minnich
signed-off-by: ronald g. minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2403 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-13mods for qemu, these buildronald g. minnich
signed-off-by: ronald g. minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2402 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-08add romcc manpage from Uwe HermannStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2401 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-08hurry hurry before we might start 3.0 ;-)Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2400 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-07remove dangerous call to normal image; no backup on OLPCRonald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2399 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-06Uwe Hermann:Stefan Reinauer
Here's a patch which makes all "option ROM_SIZE" lines use x*y format which is a lot easier to read and modify, without having to use your brain or a calculator ;-) Tested with abuild, no errors. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2398 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-06Add support for ITE it8705f from Uwe HermannStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2397 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-06Patch from Uwe Hermann:Stefan Reinauer
* support for it8716f. * minor fixes for it8712f, it8671f, it8673f git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2396 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-09-06Add patch from Uwe Hermann to support more ICH southbridgesStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2395 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-29merge latest code from Uwe HermannStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2394 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-29it8661f support from Uwe HermannStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2393 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-28- Much better USB P4 fix. Richard Smith
This one actualy works. You cannot just go mucking about with stuff that the VSA has under its thumb. Bad Things happen. This does it the VSA way. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2392 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-25Support for two new ITE superio parts: it8712fStefan Reinauer
and it8673f from Uwe Hermann. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2391 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-25Print a warning if southbridge is not known to flashrom.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2390 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-25- USB P4 as host fixRichard Smith
This should make the USB P4 work as a USB host git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2389 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-25- fix a silly pointer dereference thinko in my previous commitRichard Smith
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2388 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-25- Added suport for enabling USB P4 on the olpcRichard Smith
USB P4 is disabled by default and we need to setup the mux bits proper to make it work. This is the frame work for that. All thats needed is the right address values git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2387 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-23Removing $Id$ tags as they have no meaning in SVNStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2386 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-23Uwe Hermann:Stefan Reinauer
here's a patch which replaces all DOS newlines with Unix newlines, and removes some useless $Rev$, $Id$, and $Header$ tags. (part 1) git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2385 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-23enable graphs created by dot.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2384 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-23fix special chars in document.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2383 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-22drop extensions directory. it has never been used.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2382 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-18delete unused device. Ronald G. Minnich
set rom to 512k git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2381 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-17add smsc part. Mod sun board to use smsc part for nowRonald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2380 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-16updates to make gx1 IRQ map work. not tested;Ronald G. Minnich
signed-off-by: Ronald G. Minnich git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2379 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-16share decompression code.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2378 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-15this file is already included by auto.c on all targets.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2377 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-12update license template.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2376 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-11cleanup patch from Uwe Hermann.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2375 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-11- revert Config.1M.lb back to PLCC size and add new SPI config fileRichard Smith
SPI config file is 1M-128k to allow for EC code git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2374 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-11- fix dependency rule for Makefile and Makefile.settingsRichard Smith
The make dependency rule for Makefile and Makefile.settings was completely broken. No way it ever worked. OLPC buildrom flushed out this issue. If you updated the Config.lb file in your target/<mfg>/<mainboard> directory and then switched to target/<mfg>/<mainboard>/<target> and ran 'make' you would get a permission denied error due to the make file trying to run 'config.py' directly rather than 'python config.py' We never saw this because we always run target/buildtarget <target> and that sets up everything correctly. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2373 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-11build 1024-128k binary as per requests.Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2372 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-10fix serial initialization (from Uwe Hermann)Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2371 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-10change from AMD for the IRQ10 problem.Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2370 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-09mods for the ultra40 bringup. This now builds.Ronald G. Minnich
amd gx2 north -- don't set anything in the north, it conflicts with vsa settings. So we have our own pci_set_resources that is essentially a no-op -- just calls the kids. olpc rev_a config -- DISABLE the compressed rom stream. This SHOULD NOT have been set -- it is untested and caused real trouble. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2369 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-08fix up the links for the ultra 40 -- i/o on ht 1 on each cpuRonald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2368 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-08fix up config space.Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2367 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-07initial work on sunw ultra40. It's wrong :-)Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2366 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-07add support for ite/it8671f superio from Uwe Hermann.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2365 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-04p2b uses i82371eb as well.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2364 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-04final rename orgy. sorry for the inconvenience. This should fix it againStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2363 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-04ouch. it's 8_2_371. I'll fix it. This commit breaks compilationStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2362 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-04rename southbridge i440bx to its actual name i8371ebStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2361 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-03Changelog:Indrek Kruusa
* src/cpu/amd/model_lx/model_lx_init.c L2 cache initialization removed (moved to northbridge.c) * src/include/cpu/amd/lxdef.h more checked values * src/northbridge/amd/lx/northbridge.c L2 cache initialization added cpubug() commented out * src/northbridge/amd/lx/raminit.c empty function sdram_set_registers() is in use, don't remove * src/mainboard/artecgroup/dbe61/Config.lb irqmap changes * src/mainboard/artecgroup/dbe61/irq_tables.c tentative changes to irq table (currently not in use) * src/mainboard/artecgroup/dbe61/mainboard.c irq assigned manually to NIC * src/mainboard/artecgroup/dbe61/Options.lb gcc 4.0 is OK * targets/artecgroup/dbe61/Config.lb 64K for VSA is OK at moment Signed-off-by: Indrek Kruusa <indrek.kruusa@artecdesign.ee> Signed-off-by: Andrei Birjukov <andrei.birjukov@artecdesign.ee> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2360 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-03slightly changed C.D. Hailfinger's precompressed rom stream patchStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2359 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-03some documentation updates by Uwe and some smaller ones by me.Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2358 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-02Allow setting of serial port speed in EPIA-M config file.Jonathan McDowell
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2357 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-02Add newer Via Nehemiah stepping levels.Jonathan McDowell
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2356 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-08-02Geode LX: this patch adds configuration/status/self-test MSR definitionsIndrek Kruusa
for L2 cache and fixes wrong P2D defines. This also patch adds L2 cache initialization for Geode LX CPU. Signed-off-by: Indrek Kruusa <indrek.kruusa@artecdesign.ee> Signed-off-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2355 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-31Add support for SST39SF040 and SST39SF010AStefan Reinauer
apply C.-D. Hailfinger's patch for Winbond part (untested) git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2354 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-30- Fix some copy bugs and thinkos in the i440bx SMbusRichard Smith
read code. SBbus reads to RAM now work. Yah! - Rename the register constants to something I can look at more easily. - Make the logic flow match the flow from V1 assembly - #if 0 out other SMbus functions that are still broken. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2353 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-29- fixup Bitworks/IMS to use private copy of SMbus debug routinesRichard Smith
Re-enable the SPD dump routine in this Bitworks/IMS code and make it work like the Asus/p2b. This avoids having to hack the sdram/generic_dump_spd.c for a single mem controller. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2352 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-29- Add support _framework_ for the Asus p2b. Richard Smith
- New superIO winbond/w83977tf - Add single memory controller SBbus debug routine into a file private to the i440bx This adds support the start of support for an Asus p2b mainboard. Current limitations are the same as for the Bitworks IMS board. Reads from the SMbus don't work. Moving dump_spd_registers() into its own private copy solves the problem of having to go hack on the version that included in src/sdram to only do one memory controller. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2351 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-28This patch adds support for the AMD LX cpu. Ron Minnich
There is one global change to pci_ids.h. The rest are changes for LX. I ran abuild and it is ok. Not all artec design changes are included as some of them would adversely affect other mainboards. Indrek will need to test. Signed-off-by: Ron Minnich Signed-off-by: Indrek Kruusa, indrek.kruusa@artecdesign.ee, artec design. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2350 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-27add flashrom manpage from Uwe HermannStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2349 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-27"Hey Ron - Attached is a simple patch that enables the upper banks on the Ronald G. Minnich
UART. If the upper banks are enabled, then the Linux 8250 driver knows how to set baud speeds greater then 115200. This was prompted by David Woodhouse. Jordan" git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2348 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-24add framework for i440bx chipsetRichard Smith
add support for NSC pc87351 SuperIO add Bitworks/IMS manboard config This is a very basic framework for the i440bx chipset and the Bitworks IMS board that uses it. Most things are structure only. Known issues: - SMbus reads to the RAM SPD come back all zero. - dump_spd_registers() is commented out since it breaks with the default setting of generic_dump_spd.c where it wants 2 memory controllers. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2347 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-21restore the old code for enabling flash. The new amd code did not work.Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2346 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-21These changes incorporate steve goodrich'es fixes, and one bug that isRonald G. Minnich
disabled. cs5536: add new entires for SB control etc. cs5536.c: chip_enabled function moved to chip_init, so it only gets run once. IRQ setup improved gx2def.h: new defines added vr.h: new file, with new def's for virtual register control. mainboard config.lb: new entries added for nb and sb control. chipsetinit.c: new controls added -- I forget all the details :-) grphinit.c: new function added northbridge.c: new IRQ control added. FlashChipSetup added, controlled by chip info setupflash struct member. Currently, if enabled, this hangs OLPC in linux PCI scan. chip.h: new struct members added for unwanted device enable, flash setup git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2345 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-20New analysis tool with preliminary source usage information gathering.Josiah England
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2344 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-19this code is for writing the mp table, so only execute it when Stefan Reinauer
we actually have one. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2343 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-19move mptable to 960k to 1MStefan Reinauer
https://openbios.org/roundup/linuxbios/issue55 This patch is a little bit enhanced, it keeps the ppc table consistent, which Yinghai's original patch did not. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2342 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-19From: Scott Tsai, scott.tsai <AT> arima.com.twScott Tsai, scott.tsai
Tested on my home Shuttle SB51G box. data sheet: http://www.alldatasheet.com/datasheet-pdf/pdf/47674/WINBOND/W49V002FAP.html git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2341 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-19closing issue 44: rename ram clocks in cmos.layoutStefan Reinauer
https://openbios.org/roundup/linuxbios/issue44 git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2340 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-18fixing aruma build as suggested by mail ;-)Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2339 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-18sorry for the inconvenience. this is a test commit.Stefan Reinauer
breaking a build is intentional. It will be fixed in a bit. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2338 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-07-11fix handling of mkelfImage'd binariesStefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2337 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
2006-06-30add support for EFST F49B002UA (untested)Stefan Reinauer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2336 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1