summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/meteorlake/chip.h5
-rw-r--r--src/soc/intel/meteorlake/chipset.cb2
2 files changed, 4 insertions, 3 deletions
diff --git a/src/soc/intel/meteorlake/chip.h b/src/soc/intel/meteorlake/chip.h
index 57471b74a4..e860ba97e1 100644
--- a/src/soc/intel/meteorlake/chip.h
+++ b/src/soc/intel/meteorlake/chip.h
@@ -43,7 +43,7 @@ struct ibecc_config {
/* Types of different SKUs */
enum soc_intel_meteorlake_power_limits {
MTL_P_282_242_CORE,
- MTL_P_682_CORE,
+ MTL_P_682_482_CORE,
MTL_POWER_LIMITS_COUNT
};
@@ -61,7 +61,8 @@ static const struct {
} cpuid_to_mtl[] = {
{ PCI_DID_INTEL_MTL_P_ID_5, MTL_P_282_242_CORE, TDP_15W },
{ PCI_DID_INTEL_MTL_P_ID_2, MTL_P_282_242_CORE, TDP_15W },
- { PCI_DID_INTEL_MTL_P_ID_1, MTL_P_682_CORE, TDP_28W },
+ { PCI_DID_INTEL_MTL_P_ID_3, MTL_P_682_482_CORE, TDP_28W },
+ { PCI_DID_INTEL_MTL_P_ID_1, MTL_P_682_482_CORE, TDP_28W },
};
/* Types of display ports */
diff --git a/src/soc/intel/meteorlake/chipset.cb b/src/soc/intel/meteorlake/chipset.cb
index 4a49f22b1d..69d0df357d 100644
--- a/src/soc/intel/meteorlake/chipset.cb
+++ b/src/soc/intel/meteorlake/chipset.cb
@@ -8,7 +8,7 @@ chip soc/intel/meteorlake
.tdp_pl4 = 114,
}"
- register "power_limits_config[MTL_P_682_CORE]" = "{
+ register "power_limits_config[MTL_P_682_482_CORE]" = "{
.tdp_pl1_override = 28,
.tdp_pl2_override = 64,
.tdp_pl4 = 120,