aboutsummaryrefslogtreecommitdiff
path: root/src/northbridge
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge')
-rw-r--r--src/northbridge/amd/amdfam10/chip.h2
-rw-r--r--src/northbridge/amd/cimx/rd890/nb_cimx.h2
-rw-r--r--src/northbridge/intel/fsp_rangeley/northbridge.h2
3 files changed, 3 insertions, 3 deletions
diff --git a/src/northbridge/amd/amdfam10/chip.h b/src/northbridge/amd/amdfam10/chip.h
index edce249767..60dc00fe2b 100644
--- a/src/northbridge/amd/amdfam10/chip.h
+++ b/src/northbridge/amd/amdfam10/chip.h
@@ -22,4 +22,4 @@ struct northbridge_amd_amdfam10_config {
uint64_t maximum_memory_capacity;
};
-#endif /* _AMD_FAM10_CHIP_H_ */ \ No newline at end of file
+#endif /* _AMD_FAM10_CHIP_H_ */
diff --git a/src/northbridge/amd/cimx/rd890/nb_cimx.h b/src/northbridge/amd/cimx/rd890/nb_cimx.h
index 0df3527701..24f38db771 100644
--- a/src/northbridge/amd/cimx/rd890/nb_cimx.h
+++ b/src/northbridge/amd/cimx/rd890/nb_cimx.h
@@ -36,4 +36,4 @@ void nb_Late_Post_Init(void);
void nb_Pcie_Early_Init(void);
void nb_Pcie_Late_Init(void);
-#endif//_RD890_EARLY_H_
+#endif /* _NB_CIMX_H_ */
diff --git a/src/northbridge/intel/fsp_rangeley/northbridge.h b/src/northbridge/intel/fsp_rangeley/northbridge.h
index 00a5d6018b..61931fd958 100644
--- a/src/northbridge/intel/fsp_rangeley/northbridge.h
+++ b/src/northbridge/intel/fsp_rangeley/northbridge.h
@@ -78,4 +78,4 @@ void northbridge_acpi_fill_ssdt_generator(device_t device);
#endif /* #ifndef __ASSEMBLER__ */
#endif /* #ifndef __ACPI__ */
-#endif /* #ifndef __NORTHBRIDGE_INTEL_RANGELEY_NORTHBRIDGE_H__ */
+#endif /* __NORTHBRIDGE_INTEL_RANGELEY_NORTHBRIDGE_H__ */